74LVCU04A
Hex unbuffered inverter
Rev. 8 — 18 December 2015
Product data sheet
1. General description
The 74LVCU04A is a general purpose hex unbuffered inverter. Each of the six inverters is
a single stage with unbuffered outputs.
2. Features and benefits
Wide supply voltage range from 1.2 V to 3.6 V
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from
40 C
to +85
C
and
40 C
to +125
C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LVCU04AD
40 C
to +125
C
Name
SO14
SSOP14
TSSOP14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT337-1
SOT402-1
SOT762-1
Type number
74LVCU04ADB
40 C
to +125
C
74LVCU04APW
40 C
to +125
C
74LVCU04ABQ
40 C
to +125
C
DHVQFN14 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 14 terminals;
body 2.5
3
0.85 mm
Nexperia
74LVCU04A
Hex unbuffered inverter
4. Functional diagram
1
1
2
1
1A
1Y
2
3
1
4
3
2A
2Y
4
5
1
6
5
3A
3Y
6
9
1
8
VCC VCC
11
1
10
nA
9
4A
4Y
8
11
5A
5Y
10
100
Ω
nY
13
6A
6Y
12
13
1
mna925
12
mna927
mna926
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
Fig 3.
Schematic diagram for one
inverter
5. Pinning information
5.1 Pinning
14 V
CC
13 6A
12 6Y
11 5A
10 5Y
9
7
GND
4Y
8
4A
1A
1Y
2A
2Y
3A
3Y
GND
1
2
3
4
5
6
7
001aad062
14 V
CC
13 6A
12 6Y
terminal 1
index area
1Y
2A
2Y
3A
2
3
4
5
6
04
11 5A
10 5Y
9
8
4A
4Y
GND
(1)
3Y
1
1A
04
001aad063
Transparent top view
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 4.
Pin configuration for SO14 and (T)SSOP14
Fig 5.
Pin configuration for DHVQFN14
74LVCU04A
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 8 — 18 December 2015
©
2 of 17
Nexperia B.V. 2017. All rights reserved
Nexperia
74LVCU04A
Hex unbuffered inverter
5.2 Pin description
Table 2.
Symbol
1A, 2A, 3A, 4A, 5A, 6A
1Y, 2Y, 3Y, 4Y, 5Y, 6Y
GND
V
CC
Pin description
Pin
1, 3, 5, 9, 11, 13
2, 4, 6, 8, 10, 12
7
14
Description
data input
data output
ground (0 V)
supply voltage
6. Functional description
Table 3.
Input nA
L
H
[1]
H = HIGH voltage level; L = LOW voltage level
Function table
[1]
Output nY
H
L
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
< 0 V
[1]
Min
0.5
50
0.5
-
[2]
Max
+6.5
-
+6.5
50
V
CC
+ 0.5
50
100
-
+150
500
Unit
V
mA
V
mA
V
mA
mA
mA
C
mW
V
O
> V
CC
or V
O
< 0 V
V
O
= 0 V to V
CC
0.5
-
-
100
65
T
amb
=
40 C
to +125
C
[3]
-
The minimum input voltage ratings may be exceeded if the input current ratings are observed.
The output voltage ratings may be exceeded if the output current ratings are observed.
For SO14 packages: above 70
C
the value of P
tot
derates linearly with 8 mW/K.
For (T)SSOP14 packages: above 60
C
the value of P
tot
derates linearly with 5.5 mW/K.
For DHVQFN14 packages: above 60
C
the value of P
tot
derates linearly with 4.5 mW/K.
74LVCU04A
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 8 — 18 December 2015
©
3 of 17
Nexperia B.V. 2017. All rights reserved
Nexperia
74LVCU04A
Hex unbuffered inverter
8. Recommended operating conditions
Table 5.
Symbol
V
CC
V
I
V
O
T
amb
t/V
Recommended operating conditions
Parameter
supply voltage
functional
input voltage
output voltage
ambient temperature
input transition rise and fall
rate
in free air
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
Conditions
Min
1.65
1.2
0
0
40
0
0
Typ
-
-
-
-
-
-
-
Max
3.6
-
5.5
V
CC
+125
20
10
Unit
V
V
V
V
C
ns/V
ns/V
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
IH
HIGH-level
input voltage
Conditions
V
OL(max)
= 0.5 V; I
O
=
100 A
V
CC
= 1.2 V
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V
V
CC
= 3.6 V
V
IL
LOW-level
input voltage
V
OH(min)
= V
CC
0.5 V;
I
O
=
100 A
V
CC
= 1.2 V
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V
V
CC
= 3.6 V
V
OH
HIGH-level
output
voltage
V
I
= GND
V
CC
= 3.0 V; I
O
=
100 A
V
CC
= 1.65 V; I
O
=
4
mA
V
CC
= 2.3 V; I
O
=
8
mA
V
CC
= 2.7 V; I
O
=
12
mA
V
CC
= 3.0 V; I
O
=
18
mA
V
CC
= 3.0 V; I
O
=
24
mA
V
CC
0.2
1.2
1.8
2.2
2.4
2.2
-
-
-
-
-
-
-
-
-
-
-
-
V
CC
0.3
1.05
1.65
2.05
2.25
2.0
-
-
-
-
-
-
V
V
V
V
V
V
-
-
-
-
-
-
-
-
-
-
0.12
0.6
0.6
1.0
1.2
-
-
-
-
-
0.1
0.4
0.5
0.6
0.7
V
V
V
V
V
1.08
1.3
1.8
2.0
2.4
-
-
-
-
-
-
-
-
-
-
1.12
1.5
2.0
2.4
2.8
-
-
-
-
-
V
V
V
V
V
40 C
to +85
C
Min
Typ
[1]
Max
40 C
to +125
C
Min
Max
Unit
74LVCU04A
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 8 — 18 December 2015
©
4 of 17
Nexperia B.V. 2017. All rights reserved
Nexperia
74LVCU04A
Hex unbuffered inverter
Table 6.
Static characteristics
…continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
OL
LOW-level
output
voltage
Conditions
V
I
= V
CC
V
CC
= 3.0 V; I
O
= 100
A
V
CC
= 1.65 V; I
O
= 4 mA
V
CC
= 2.3 V; I
O
= 8 mA
V
CC
= 2.7 V; I
O
= 12 mA
V
CC
= 3.0 V; I
O
= 24 mA
I
I
I
CC
I
CC
input leakage V
CC
= 3.6 V; V
I
= 5.5 V or GND
current
supply
current
additional
supply
current
input
capacitance
V
CC
= 3.6 V; V
I
= V
CC
or GND;
I
O
= 0 A
per input pin;
V
CC
= 2.7 V to 3.6 V;
V
I
= V
CC
0.6 V; I
O
= 0 A
V
CC
= 0 V to 3.6 V;
V
I
= GND to V
CC
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.1
5
0.20
0.45
0.60
0.40
0.55
5
10
500
-
-
-
-
-
-
-
-
0.60
0.65
0.80
0.30
0.80
20
40
5000
V
V
V
V
V
A
A
A
40 C
to +85
C
Min
Typ
[1]
Max
40 C
to +125
C
Min
Max
Unit
C
I
-
5.5
-
-
-
pF
[1]
All typical values are measured at V
CC
= 3.3 V (unless stated otherwise) and T
amb
= 25
C.
10. Dynamic characteristics
Table 7.
Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see
Figure 9.
Symbol Parameter
t
pd
propagation delay
Conditions
nA to nY; see
Figure 6
V
CC
= 1.2 V
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V
V
CC
= 3.0 V to 3.6 V
t
sk(o)
C
PD
output skew time
power dissipation
capacitance
V
CC
= 3.0 V to 3.6 V
per inverter; V
I
= GND to V
CC
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
[1]
[2]
[3]
[4]
[3]
[4]
[2]
40 C
to +85
C
Min
-
0.3
0.5
0.5
0.5
-
-
-
-
Typ
[1]
6.0
3.7
2.2
2.0
2.0
-
2.3
5.5
8.4
Max
-
7.8
4.4
4.5
4.0
1.0
-
-
-
40 C
to +125
C
Unit
Min
-
0.3
0.5
0.5
0.5
-
-
-
-
Max
-
9.0
5.2
6.0
5.0
1.5
-
-
-
ns
ns
ns
ns
ns
ns
pF
pF
pF
Typical values are measured at T
amb
= 25
C
and V
CC
= 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.
t
pd
is the same as t
PLH
and t
PHL
.
Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
C
PD
is used to determine the dynamic power dissipation (P
D
in
W).
P
D
= C
PD
V
CC2
f
i
N +
(C
L
V
CC2
f
o
) where:
f
i
= input frequency in MHz; f
o
= output frequency in MHz
C
L
= output load capacitance in pF
74LVCU04A
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 8 — 18 December 2015
©
5 of 17
Nexperia B.V. 2017. All rights reserved
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
