电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C1357C-100AXC

产品描述SRAM 512Kx18 3.3V NoBL Sync FT SRAM COM
产品类别存储   
文件大小474KB,共28页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY7C1357C-100AXC在线购买

供应商 器件名称 价格 最低购买 库存  
CY7C1357C-100AXC - - 点击查看 点击购买

CY7C1357C-100AXC概述

SRAM 512Kx18 3.3V NoBL Sync FT SRAM COM

CY7C1357C-100AXC规格参数

参数名称属性值
产品种类
Product Category
SRAM
制造商
Manufacturer
Cypress(赛普拉斯)
RoHSDetails
Memory Size9 Mbit
Organization512 k x 18
Access Time7.5 ns
Maximum Clock Frequency100 MHz
接口类型
Interface Type
Parallel
电源电压-最大
Supply Voltage - Max
3.6 V
电源电压-最小
Supply Voltage - Min
3.135 V
Supply Current - Max180 mA
最小工作温度
Minimum Operating Temperature
0 C
最大工作温度
Maximum Operating Temperature
+ 70 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
TQFP-100
数据速率
Data Rate
SDR
Memory TypeSDR
Moisture SensitiveYes
Number of Ports2
工作温度范围
Operating Temperature Range
0 C to + 70 C
工厂包装数量
Factory Pack Quantity
72
类型
Type
Synchronous
单位重量
Unit Weight
0.023175 oz

文档预览

下载PDF文档
CY7C1355C
CY7C1357C
9-Mbit (256K x 36/512K x 18)
Flow-Through SRAM with NoBL™ Architecture
Features
• No Bus Latency™ (NoBL™) architecture eliminates
dead cycles between write and read cycles
• Can support up to 133-MHz bus operations with zero
wait states
— Data is transferred on every clock
• Pin compatible and functionally equivalent to ZBT™
devices
• Internally self-timed output buffer control to eliminate
the need to use OE
• Registered inputs for flow-through operation
• Byte Write capability
• 3.3V/2.5V I/O power supply (V
DDQ
)
• Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
• Clock Enable (CEN) pin to enable clock and suspend
operation
• Synchronous self-timed writes
• Asynchronous Output Enable
• Available in JEDEC-standard and lead-free 100-Pin
TQFP, lead-free and non lead-free 119-Ball BGA
package and 165-Ball FBGA package
• Three chip enables for simple depth expansion.
• Automatic Power-down feature available using ZZ
mode or CE deselect
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• Burst Capability—linear or interleaved burst order
• Low standby power
Functional Description
[1]
The CY7C1355C/CY7C1357C is a 3.3V, 256K x 36/512K x 18
Synchronous Flow-through Burst SRAM designed specifically
to support unlimited true back-to-back Read/Write operations
without
the
insertion
of
wait
states.
The
CY7C1355C/CY7C1357C is equipped with the advanced No
Bus Latency (NoBL) logic required to enable consecutive
Read/Write operations with data being transferred on every
clock cycle. This feature dramatically improves the throughput
of data through the SRAM, especially in systems that require
frequent Write-Read transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the two or four Byte Write
Select (BW
X
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. In order to avoid bus
contention, the output drivers are synchronously tri-stated
during the data portion of a write sequence.
Selection Guide
133 MHz
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
6.5
250
40
100 MHz
7.5
180
40
Unit
ns
mA
mA
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Cypress Semiconductor Corporation
Document #: 38-05539 Rev. *E
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised September 14, 2006
[+] Feedback

CY7C1357C-100AXC相似产品对比

CY7C1357C-100AXC CY7C1355C-133AXCT
描述 SRAM 512Kx18 3.3V NoBL Sync FT SRAM COM SRAM 9Mb 133Mhz 256K x 36 Flow-Thru SRAM
产品种类
Product Category
SRAM SRAM
制造商
Manufacturer
Cypress(赛普拉斯) Cypress(赛普拉斯)
RoHS Details Details
Memory Size 9 Mbit 9 Mbit
Organization 512 k x 18 256 k x 36
Access Time 7.5 ns 6.5 ns
Maximum Clock Frequency 100 MHz 133 MHz
接口类型
Interface Type
Parallel Parallel
电源电压-最大
Supply Voltage - Max
3.6 V 3.6 V
电源电压-最小
Supply Voltage - Min
3.135 V 3.135 V
Supply Current - Max 180 mA 250 mA
最小工作温度
Minimum Operating Temperature
0 C 0 C
最大工作温度
Maximum Operating Temperature
+ 70 C + 70 C
安装风格
Mounting Style
SMD/SMT SMD/SMT
封装 / 箱体
Package / Case
TQFP-100 TQFP-100
数据速率
Data Rate
SDR SDR
Memory Type SDR SDR
Moisture Sensitive Yes Yes
Number of Ports 2 4
工厂包装数量
Factory Pack Quantity
72 750
类型
Type
Synchronous Synchronous
单位重量
Unit Weight
0.023175 oz 0.023175 oz
能否将eCos和GoAhead在虚拟机, 虚拟呀?
如题,请高手解答....
hywwenger 嵌入式系统
《社区大讲堂》DO-254中的高设计可靠性的逻辑综合(七)--支持逻辑等效型检查
设计可靠性在DO-254的A级和B级设计中尤其重要。. 附录B中对有这样的描述:“当设计可靠性级别增加后, 设计方法需要能够验证被测设计满足安全性要求, 这些要求有可能有重合的部分,需要有层 ......
心仪 FPGA/CPLD
【TI荐课】#TI.com 线上采购专场:智能楼宇篇#
//training.eeworld.com.cn/TI/show/course/5802...
kaokaohe TI技术论坛
switching module processor
谁能详细的介绍一下SMP which is in SM.体系结构,功能等等。谢谢 。...
bareydai 嵌入式系统
M0 新唐CM0+MDK-ARM入门开发过程简介之平台的建立
一平台资源下载 1.Mdk4.12的下载因为是最新发布的芯片所以现在只有mdk4.11和4.12支持本系列芯片。 下载地址 在http://www.mcu123.com/news/Soft/ShowSoftDown.asp?UrlID=3&SoftID=529上右击 ......
QS99414214 51单片机
求助 光立方电路问题
图中的所有GND都串联在一起吗???74hc573也都要串联在一起吗? ...
44444444444444 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 376  315  1875  2146  1477  8  7  38  44  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved