Datasheet
Serial EEPROM Series Standard EEPROM
I
2
C BUS EEPROM (2-Wire)
BR24G512-3A
General Description
BR24G512-3A is a serial EEPROM of I
2
C BUS Interface Method
Features
All controls available by 2 ports of serial clock (SCL)
and serial data (SDA)
Other devices than EEPROM can be connected to the
same port, saving microcontroller port
1.7V to 5.5V single power source operation most
suitable for battery use
1.7V to 5.5Ｖwide limit of operating voltage, possible
1MHz operation
Page Write Mode useful for initial value write at factory
shipment
Self-timed Programming Cycle
Low Current Consumption
Prevention of Write Mistake
Write (Write Protect) Function added
Prevention of Write Mistake at Low Voltage
More than 1 million write cycles
More than 40 years data retention
Noise filter built in SCL / SDA terminal
Initial delivery state FFh
Packages
W(Typ) x D(Typ)x H(Max)
DIP-T8
9.30mm x 6.50mm x 7.10mm
SOP-J8
4.90mm x 6.00mm x 1.65mm
SOP8
5.00mm x 6.20mm x 1.71mm
TSSOP-B8
3.00mm x 6.40mm x 1.20mm
Figure 1.
Page Write
Number of
Pages
Product number
128 Bytes
BR24G512-3A
BR24G512-3A
Capacity
Bit
Format
Type
BR24G512-3A
BR24G512F-3A
512Kbit
64K×8
BR24G512FJ-3A
BR24G512FVT-3A
1.7V to 5.5V
SOP-J8
TSSOP-B8
Power Supply
Voltage
Package
DIP-T8
SOP8
○
Product structure：Silicon monolithic integrated circuit
○This
product has no designed protection against radioactive rays
.
www.rohm.com
TSZ02201-0R2R0G100360-1-2
© 2014 ROHM Co., Ltd. All rights reserved.
1/30
24.May.2014 Rev.004
TSZ22111・14・001
BR24G512-3A
Absolute Maximum Ratings
(Ta=25°C)
Parameter
Supply Voltage
Symbol
Vcc
Rating
-0.3 to +6.5
0.45 (SOP8)
Power Dissipation
Pd
0.45 (SOP-J8)
0.33 (TSSOP-B8)
0.80 (DIP-T8)
Storage Temperature
Operating Temperature
Input Voltage /
Output Voltage
Junction
Temperature
Electrostatic discharge
voltage
(human body model)
Tstg
Topr
‐
Tjmax
V
ESD
-65 to +150
-40 to +85
-0.3 to Vcc+1.0
150
-4000 to +4000
°C
°C
V
°C
V
W
Unit
V
Remark
Datasheet
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 3.3mW/°C when operating above Ta=25°C
Derate by 8.0mW/°C when operating above Ta=25°C
The Max value of Input voltage/Output voltage is not over 6.5V.
When the pulse width is 50ns or less, the Min value of Input
voltage/Output voltage is not lower than -1.0V.
Junction temperature at the storage condition
Memory Cell Characteristics
(Ta=25°C, V
CC
=1.7V to 5.5V)
Parameter
Write Cycles
(1)
Data Retention
(1)
(1) Not 100% TESTED
Min
1,000,000
40
Limit
Typ
-
-
Max
-
-
Unit
Times
Years
Recommended Operating Ratings
Parameter
Power Source Voltage
Input Voltage
Symbol
Vcc
V
IN
Rating
1.7 to 5.5
0 to Vcc
Unit
V
DC Characteristics
(Unless otherwise specified, Ta=-40°C to +85°C, Vcc =1.7V to 5.5V)
Parameter
Input High Voltage1
Input Low Voltage1
Output Low Voltage1
Output Low Voltage2
Input Leakage Current
Output Leakage Current
Supply Current (Write)
Supply Current (Read)
Standby Current
Symbol
V
IH1
V
IL1
V
OL1
V
OL2
I
LI
I
LO
I
CC1
I
CC2
I
SB
Limit
Min
0.7Vcc
-0.3
(2)
-
-
-1
-1
-
-
-
Typ
-
-
-
-
-
-
-
-
-
Max
Vcc+1.0
+0.3Vcc
0.4
0.2
+1
+1
4.5
2.0
3.0
Unit
V
V
V
V
μA
μA
mA
mA
μA
I
OL
=3.0mA,
2.5V≦Vcc≦5.5V (SDA)
I
OL
=0.7mA,
1.7V≦Vcc＜2.5V (SDA)
V
IN
=0 to Vcc
V
OUT
=0 to Vcc (SDA)
Vcc=5.5V,f
SCL
=1MHz, t
WR
=5ms,
Byte write, Page write
Vcc=5.5V,f
SCL
=1MHz
Random read, current read,
Sequential read
Vcc=5.5V, SDA・SCL=Vcc
A0,A1,A2=GND,WP=GND
Conditions
(2) When the pulse width is 50ns or less, it is -1.0V.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
2/30
TSZ02201-0R2R0G100360-1-2
24.May.2014 Rev.004
BR24G512-3A
AC Characteristics
(Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.7V to 5.5V)
Parameter
Clock Frequency
Data Clock “HIGH“ Period
Data Clock “LOW“ Period
SDA, SCL (INPUT) Rise Time
(1)
SDA, SCL (INPUT) Fall Time
(1)
SDA (OUTPUT) Fall Time
(1)
Start Condition Hold Time
Start Condition Setup Time
Input Data Hold Time
Input Data Setup Time
Output Data Delay Time
Output Data Dold Time
Stop Condition Setup Time
Bus Free Time
Write Cycle Time
Noise Spike Width (SDA, SCL)
WP Hold Time
WP Setup Time
WP High Period
(1) Not 100% tested
Datasheet
Symbol
f
SCL
t
HIGH
t
LOW
t
R
t
F1
t
F2
t
HD:STA
t
SU:STA
t
HD:DAT
t
SU:DAT
t
PD
t
DH
t
SU:STO
t
BUF
t
WR
t
I
t
HD:WP
t
SU:WP
t
HIGH:WP
Limit
Min
-
0.30
0.5
-
-
-
0.25
0.20
0
50
0.05
0.05
0.25
0.5
-
-
1.0
0.1
1.0
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
1000
-
-
0.12
0.12
0.12
-
-
-
-
0.45
-
-
-
5
0.05
-
-
-
Unit
kHz
µs
µs
µs
µs
µs
µs
µs
ns
ns
µs
µs
µs
µs
ms
µs
µs
µs
µs
AC Characteristics Condition
Parameter
Load Capacitance
SDA, SCL (INPUT) Rise Time
SDA, SCL (INPUT) Fall Time
Input Data Level
Input/Output Data Timing Reference Level
Symbol
C
L
t
R
t
F1
V
IL1
/V
IH1
-
Conditions
100
20
20
0.2Vcc/0.8Vcc
0.3Vcc/0.7Vcc
Unit
pF
ns
ns
V
V
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
3/30
TSZ02201-0R2R0G100360-1-2
24.May.2014 Rev.004
BR24G512-3A
Serial Input / Output Timing
tR
SCL
tHD:STA
70%
70%
30%
70%
70%
30%
70% 70%
30%
Datasheet
tF1
tHIGH
70%
30%
70%
30%
tLOW
tSU:DAT
tHD:DAT
70%
30%
SDA
(入力)
(INPUT)
SDA
(出力)
(OUTPUT)
tBUF
tPD
70%
30%
tDH
70%
30%
30%
○Input
read at the rise edge of SCL
○Data
output in sync with the fall of SCL
tF2
Figure 2-(a). Serial Input / Output Timing
70%
70%
70%
tSU:STA
70%
30%
tHD:STA
tSU:STO
30%
START CONDITION
STOP CONDITION
Figure 2-(b). Start-Stop Bit Timing
D0
write data
(n-th address)
ACK
70%
70%
tWR
STOP CONDITION
START CONDITION
Figure 2-(c). Write Cycle Timing
70%
DATA(1)
D1
D0
ACK
DATA(n)
ACK
70%
tWR
30%
30%
tSU:WP
tHD:WP
STOP CONDITION
Figure 2-(d). WP Timing at Write Execution
DATA(1)
D1
D0
ACK
DATA(n)
ACK
tHIGH:WP
70%
70%
70%
tWR
Figure 2-(e). WP Timing at Write Cancel
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
4/30
TSZ02201-0R2R0G100360-1-2
24.May.2014 Rev.004
BR24G512-3A
Block Diagram
A0
1
512Kbit
EEPROM
Array
8bit
Address
Decoder
Word
Address Register
Data
Register
Datasheet
8
VCC
A1
2
16bit
7
WP
START
STOP
A2 3
Control Circuit
ACK
6
SCL
GND 4
High Voltage
Generating Circuit
Power Source
Voltage Detection
5
SDA
Figure 3. Block Diagram
Pin Configuration
(TOP VIEW)
A0
A1
A2
GND
1
2
3
4
1
1
1
1
BR24G512-3A
8 VCC
1
1
1
1
7
WP
6 SCL
5 SDA
Pin Descriptions
Terminal
Name
A0
A1
A2
GND
SDA
SCL
WP
VCC
Input/
Output
Input
Input
Input
-
Input/
Output
Input
Input
-
Slave address setting*
Slave address setting*
Slave address setting*
Reference voltage of all input / output, 0V
Serial data input serial data output
Serial clock input
Write protect terminal
Connect the power source
*A0,A1 and A2 are not allowed to use as open.
Descriptions
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
5/30
TSZ02201-0R2R0G100360-1-2
24.May.2014 Rev.004
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
