NVMFS5832NL
Power MOSFET
Features
40 V, 4.2 mW, 120 A, Single N−Channel
•
•
•
•
•
•
Small Footprint (5x6 mm) for Compact Design
Low R
DS(on)
to Minimize Conduction Losses
Low Q
G
and Capacitance to Minimize Driver Losses
NVMFS5832NLWF
−
Wettable Flanks Product
AEC−Q101 Qualified and PPAP Capable
These Devices are Pb−Free and are RoHS Compliant
http://onsemi.com
V
(BR)DSS
40 V
Value
40
±
20
120
84
Unit
V
V
A
G (4)
S (1,2,3)
N−CHANNEL MOSFET
D (5,6)
R
DS(ON)
MAX
4.2 mW @ 10 V
6.5 mW @ 4.5 V
I
D
MAX
120 A
MAXIMUM RATINGS
(T
J
= 25°C unless otherwise noted)
Parameter
Drain−to−Source Voltage
Gate−to−Source Voltage
Continuous Drain Cur-
rent R
YJ−mb
(Notes 1,
2, 3, 4)
Power Dissipation
R
YJ−mb
(Notes 1, 2, 3)
Continuous Drain Cur-
rent R
qJA
(Notes 1, 3,
4)
Power Dissipation
R
qJA
(Notes 1 & 3)
Pulsed Drain Current
T
mb
= 25°C
Steady
State
T
mb
= 100°C
T
mb
= 25°C
T
mb
= 100°C
T
A
= 25°C
Steady
State
T
A
= 100°C
T
A
= 25°C
T
A
= 100°C
T
A
= 25°C, t
p
= 10
ms
I
DM
T
J
, T
stg
I
S
E
AS
P
D
I
D
P
D
Symbol
V
DSS
V
GS
I
D
127
64
21
15
3.7
1.9
557
−55
to
+ 175
120
134
W
A
W
A
°C
A
mJ
MARKING
DIAGRAM
1
D
S
S
S
G
D
XXXXXX
AYWZZ
D
D
= Assembly Location
= Year
= Work Week
= Lot Traceability
Operating Junction and Storage Temperature
Source Current (Body Diode)
Single Pulse Drain−to−Source Avalanche
Energy (T
J
= 25°C, V
GS
= 10 V, I
L(pk)
= 52 A,
L = 0.1 mH, R
G
= 25
W)
Lead Temperature for Soldering Purposes
(1/8″ from case for 10 s)
DFN5
(SO−8FL)
CASE 488AA
STYLE 1
A
Y
W
ZZ
T
L
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
THERMAL RESISTANCE MAXIMUM RATINGS
Parameter
Junction−to−Mounting Board (top)
−
Steady
State (Notes 2, 3)
Junction−to−Ambient
−
Steady State (Note 3)
Symbol
R
YJ−mb
R
qJA
Value
1.2
40
Unit
°C/W
ORDERING INFORMATION
See detailed ordering, marking and shipping information in the
package dimensions section on page 5 of this data sheet.
1. The entire application environment impacts the thermal resistance values shown,
they are not constants and are only valid for the particular conditions noted.
2. Psi (Y) is used as required per JESD51−12 for packages in which
substantially less than 100% of the heat flows to single case surface.
3. Surface−mounted on FR4 board using a 650 mm
2
, 2 oz. Cu pad.
4. Maximum current for pulses as long as 1 second is higher but is dependent
on pulse duration and duty cycle.
©
Semiconductor Components Industries, LLC, 2013
May, 2013
−
Rev. 3
1
Publication Order Number:
NVMFS5832NL/D
NVMFS5832NL
ELECTRICAL CHARACTERISTICS
(T
J
= 25°C unless otherwise specified)
Parameter
OFF CHARACTERISTICS
Drain−to−Source Breakdown Voltage
Drain−to−Source Breakdown Voltage
Temperature Coefficient
Zero Gate Voltage Drain Current
V
(BR)DSS
V
(BR)DSS
/
T
J
I
DSS
I
GSS
V
GS(TH)
V
GS(TH)
/T
J
R
DS(on)
g
FS
C
ISS
C
OSS
C
RSS
Q
G(TOT)
Q
G(TOT)
Q
G(TH)
Q
GS
Q
GD
V
GP
t
d(ON)
t
r
t
d(OFF)
t
f
V
SD
t
RR
t
a
t
b
Q
RR
V
GS
= 0 V, dIS/dt = 100 A/ms,
I
S
= 10 A
T
J
= 25°C
T
J
= 125°C
V
GS
= 4.5 V, V
DS
= 20 V,
I
D
= 10 A, R
G
= 1.0
W
V
GS
= 4.5 V, V
DS
= 20 V; I
D
= 20 A
V
GS
= 4.5 V, V
DS
= 20 V; I
D
= 20 A
V
GS
= 10 V, V
DS
= 20 V; I
D
= 20 A
V
GS
= 0 V, f = 1 MHz, V
DS
= 25 V
V
GS
= 10 V
V
GS
= 4.5 V
Forward Transconductance
CHARGES, CAPACITANCES & GATE RESISTANCE
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Total Gate Charge
Total Gate Charge
Threshold Gate Charge
Gate−to−Source Charge
Gate−to−Drain Charge
Plateau Voltage
SWITCHING CHARACTERISTICS
(Note 6)
Turn−On Delay Time
Rise Time
Turn−Off Delay Time
Fall Time
DRAIN−SOURCE DIODE CHARACTERISTICS
Forward Diode Voltage
V
GS
= 0 V,
I
S
= 5 A
0.73
0.57
28.6
14
14.5
23.4
nC
ns
1.2
V
13
24
27
8.0
ns
2700
360
250
25
51
2.0
8.0
12.7
3.2
V
nC
pF
I
D
= 20 A
I
D
= 20 A
V
GS
= 0 V,
V
DS
= 40 V
T
J
= 25
°C
T
J
= 125°C
V
GS
= 0 V, I
D
= 250
mA
40
34.2
1
100
±100
V
mV/°C
mA
nA
Symbol
Test Condition
Min
Typ
Max
Unit
Gate−to−Source Leakage Current
ON CHARACTERISTICS
(Note 5)
Gate Threshold Voltage
Negative Threshold Temperature Coefficient
Drain−to−Source On Resistance
V
DS
= 0 V, V
GS
=
±20
V
V
GS
= V
DS
, I
D
= 250
mA
1.4
6.4
3.1
5.0
21
2.4
V
mV/°C
4.2
6.5
mW
S
V
DS
= 15 V, I
D
= 20 A
Reverse Recovery Time
Charge Time
Discharge Time
Reverse Recovery Charge
5. Pulse Test: pulse width
v
300
ms,
duty cycle
v
2%.
6. Switching characteristics are independent of operating junction temperatures.
http://onsemi.com
2
NVMFS5832NL
TYPICAL CHARACTERISTICS
200
I
D
, DRAIN CURRENT (A)
10 V
5.0 V
T
J
= 25°C
4.5 V
I
D
, DRAIN CURRENT (A)
200
V
DS
≥
10 V
150
4.0 V
100
3.5 V
50
3.0 V
0
0
1
2
3
4
5
150
100
T
J
= 25°C
50
T
J
= 125°C
0
2
3
T
J
=
−55°C
4
5
V
DS
, DRAIN−TO−SOURCE VOLTAGE (V)
V
GS
, GATE−TO−SOURCE VOLTAGE (V)
Figure 1. On−Region Characteristics
R
DS(on)
, DRAIN−TO−SOURCE RESISTANCE (W)
R
DS(on)
, DRAIN−TO−SOURCE RESISTANCE (W)
0.020
I
D
= 20 A
T
J
= 25°C
0.015
0.007
Figure 2. Transfer Characteristics
T
J
= 25°C
0.006
V
GS
= 4.5 V
0.005
0.004
V
GS
= 10 V
0.003
0.002
10
0.010
0.005
0.000
0
1
2
3
4
5
6
7
8
9
10
20
30
40
50
60
70
80
90
100 110
V
GS
, GATE−TO−SOURCE VOLTAGE (V)
I
D
, DRAIN CURRENT (A)
R
DS(on)
, DRAIN−TO−SOURCE RESISTANCE (NORMALIZED)
Figure 3. On−Resistance vs. Gate−to−Source
Voltage
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
−50 −25
0
25
50
75
100
125
150
175
100
V
GS
= 10 V
I
D
= 20 A
I
DSS
, LEAKAGE (nA)
10000
100000
Figure 4. On−Resistance vs. Drain Current and
Gate Voltage
V
GS
= 0 V
T
J
= 150°C
1000
T
J
= 125°C
10
20
30
40
T
J
, JUNCTION TEMPERATURE (°C)
V
DS
, DRAIN−TO−SOURCE VOLTAGE (V)
Figure 5. On−Resistance Variation with
Temperature
Figure 6. Drain−to−Source Leakage Current
vs. Voltage
http://onsemi.com
3
NVMFS5832NL
TYPICAL CHARACTERISTICS
4000
3500
C, CAPACITANCE (pF)
3000
2500
2000
1500
1000
500
0
C
rss
0
10
20
30
C
oss
C
iss
V
GS
= 0 V
T
J
= 25°C
10
V
GS
, GATE−TO−SOURCE VOLTAGE (V)
8
V
DS
6
4
2
0
0
I
D
= 20 A
T
J
= 25°C
10
20
30
40
50
Q
g
, TOTAL GATE CHARGE (nC)
Q
gs
Q
gd
V
GS
90
80
70
60
50
40
30
20
10
0
60
V
DS
, DRAIN−TO−SOURCE VOLTAGE (V)
Q
T
40
V
DS
, DRAIN−TO−SOURCE VOLTAGE (V)
Figure 7. Capacitance Variation
Figure 8. Gate−to−Source Voltage vs. Total
Charge
100
I
S
, SOURCE CURRENT (A)
1000
V
DD
= 20 V
I
D
= 20 A
V
GS
= 4.5 V
100
t, TIME (ns)
t
d(off)
t
r
10
t
f
t
d(on)
80
60
40
20
V
GS
= 0 V
T
J
= 25°C
1
1
10
R
G
, GATE RESISTANCE (W)
100
0
0.5
0.6
0.7
0.8
0.9
1.0
V
SD
, SOURCE−TO−DRAIN VOLTAGE (V)
Figure 9. Resistive Switching Time Variation
vs. Gate Resistance
1000
100
10
1
0.1
0.01
V
GS
= 10 V
Single Pulse
T
C
= 25°C
R
DS(on)
Limit
Thermal Limit
Package Limit
0.1
Figure 10. Diode Forward Voltage vs. Current
I
D
, DRAIN CURRENT (A)
10
ms
100
ms
1 ms
10 ms
dc
1
10
V
DS
, DRAIN−TO−SOURCE VOLTAGE (V)
100
Figure 11. Maximum Rated Forward Biased
Safe Operating Area
http://onsemi.com
4
NVMFS5832NL
TYPICAL CHARACTERISTICS
R
qJA(t)
(°C/W) EFFECTIVE TRANSIENT
THERMAL RESISTANCE
100
Duty Cycle = 0.5
10
0.2
0.1
1 0.05
0.02
0.01
0.1
Single Pulse
0.00001
0.0001
0.001
0.01
0.1
1
10
100
1000
0.01
0.000001
PULSE TIME (sec)
Figure 12. Thermal Response
DEVICE ORDERING INFORMATION
Device
NVMFS5832NLT1G
NVMFS5832NLWFT1G
NVMFS5832NLT3G
NVMFS5832NLWFT3G
Marking
V5832L
5832LW
V5832L
5832LW
Package
DFN5
(Pb−Free)
DFN5
(Pb−Free)
DFN5
(Pb−Free)
DFN5
(Pb−Free)
Shipping
†
1500 / Tape & Reel
1500 / Tape & Reel
5000 / Tape & Reel
5000 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
5
PCB设计
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
