Total V+ Current .................................................................50mA
Total GND Current ...........................................................100mA
Continuous Power Dissipation (T
A
= +70°C)
24-Pin QSOP (derate 9.5mW/°C over +70°C) .........761.9mW
24-Pin TQFN (derate 20.8mW/°C over +70°C) ......1666.7mW
Operating Temperature Range ......................... -40°C to +125°C
Junction Temperature ......................................................+150°C
Storage Temperature Range ............................ -65°C to +150°C
Lead Temperature (soldering, 10s) ................................. +300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Electrical Characteristics
(V+ = +1.71V to +5.5V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T
A
= +25°C.) (Note 1)
PARAMETER
Operating Supply Voltage
Power-On-Reset Voltage
Standby Current (Interface Idle)
Supply Current (Interface Running)
Input High-Voltage SDA, SCL,
AD0, AD2,
RST,
I2–I5
Input Low-Voltage SDA, SCL, AD0,
AD2,
RST,
I2–I5
Input Leakage Current SDA, SCL,
AD0, AD2,
RST,
I2–I5
Input Capacitance SDA, SCL, AD0,
AD2,
RST,
I2–I5
V+ = +1.71V, I
SINK
= 5mA
V+ = +2.5V, I
SINK
= 10mA
V
OL
V+ = +3.3V, I
SINK
= 15mA
V+ = +5V, I
SINK
= 20mA
V+ = +1.71V, I
SOURCE
= 2mA
Output High-Voltage O0, O1,
O6–O15
Output Low-Voltage SDA
Output Low-Voltage
INT
Port Input Pullup Resistor
V
OH
V+ = +2.5V, I
SOURCE
= 5mA
V+ = +3.3V, I
SOURCE
= 5mA
V+ = +5V, I
SOURCE
= 10mA
V
OLSDA
V
OLINT
R
PU
I
SINK
= 6mA
I
SINK
= 5mA
25
130
40
QSOP
TQFN
QSOP
TQFN
QSOP
TQFN
QSOP
TQFN
V+ - 250
V+ - 360
V+ - 260
V+ - 360
SYMBOL
V
+
V
POR
I
STB
I
+
V
IH
V
IL
I
IH
, I
IL
V+ falling
SCL and SDA and other digital inputs at V+
f
SCL
= 400kHz, other digital inputs at V+
V+ < 1.8V
V+ ≥ 1.8V
V+ < 1.8V
V+ ≥ 1.8V
SDA, SCL, AD0, AD2,
RST,
I2–I5 at V+ or
GND
-0.2
10
90
90
110
110
130
130
140
140
V+ - 30
V+ - 30
V+ - 30
V+ - 30
250
250
55
mV
mV
kΩ
mV
180
230
210
260
230
280
250
300
mV
0.8 x V+
0.7 x V+
0.2 x V+
0.3 x V+
+0.2
0.6
23
CONDITIONS
T
A
= -40°C to +125°C
MIN
1.71
TYP
MAX
5.50
1.6
1.9
55
UNITS
V
V
µA
µA
V
V
µA
pF
Output Low-Voltage O0, O1,
O6–O15
www.maximintegrated.com
Maxim Integrated
│
2
MAX7326
I
2
C Port Expander with
12 Push-Pull Outputs and 4 Inputs
Port and Interrupt
INT
Timing Characteristics
(V+ = +1.71V to +5.5V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T
A
= +25°C.) (Note 1)
PARAMETER
Port Output Data Valid
Port Input Setup Time
Port Input Hold Time
INT
Input Data Valid Time
INT
Reset Delay Time from STOP
INT
Reset Delay Time from
Acknowledge
SYMBOL
t
PPV
t
PSU
t
PH
t
IV
t
IP
t
IR
C
L
≤ 100pF
C
L
≤ 100pF
C
L
≤ 100pF
C
L
≤ 100pF
C
L
≤ 100pF
C
L
≤ 100pF
0
4
4
4
4
CONDITIONS
MIN
TYP
MAX
4
UNITS
µs
µs
µs
µs
µs
µs
Timing Characteristics
(V+ = +1.71V to +5.5V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T
A
= +25°C.) (Note 1)
PARAMETER
Serial Clock Frequency
Bus Free Time Between a STOP
and a START Condition
Hold Time (Repeated) START
Condition
Repeated START Condition
Setup Time
STOP Condition Setup Time
Data Hold Time
Data Setup Time
SCL Clock Low Period
SCL Clock High Period
Rise Time of Both SDA and SCL
Signals, Receiving
Fall Time of Both SDA and SCL
Signals, Receiving
Fall Time of SDA Transmitting
Pulse Width of Spike Suppressed
Capacitive Load for Each
Bus Line
RST
Pulse Width
RST
Rising to START Condition
Setup Time
SYMBOL
f
SCL
t
BUF
t
HD,STA
t
SU,STA
t
SU,STO
t
HD,DAT
t
SU,DAT
t
LOW
t
HIGH
t
R
t
F
t
F,TX
t
SP
C
b
t
W
t
RST
(Notes 3, 4)
(Notes 3, 4)
(Notes 3, 4)
(Note 5)
(Note 3)
500
1
(Note 2)
100
1.3
0.7
20 +
0.1C
b
20 +
0.1C
b
20 +
0.1C
b
50
300
300
250
1.3
0.6
0.6
0.6
0.9
CONDITIONS
MIN
TYP
MAX
400
UNITS
kHz
µs
µs
µs
µs
µs
ns
µs
µs
ns
ns
ns
ns
400
pF
ns
µs
Note 1:
All parameters are tested at T
A
= +25°C. Specifications over temperature are guaranteed by design.
Note 2:
A master device must provide a hold time of at least 300ns for the SDA signal (referred to V
IL
of the SCL signal) to bridge
the undefined region of SCL’s falling edge.
Note 3:
Guaranteed by design.
Note 4:
Cb = total capacitance of one bus line in pF. I
SINK
≤ 6mA. t
R
and t
F
measured between 0.3 x V+ and 0.7 x V+.
Note 5:
Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
www.maximintegrated.com
Maxim Integrated
│
3
MAX7326
I
2
C Port Expander with
12 Push-Pull Outputs and 4 Inputs
Typical Operating Characteristics
(T
A
= +25°C, unless otherwise noted.)
STANDBY CURRENT
vs. TEMPERATURE
MAX7326 toc01
1.8
1.6
STANDBY CURRENT (A)
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
V+ = +1.71V
V+ = +2.5V
V+ = +3.3V
f
SCL
= 0kHz
f
SCL
= 400kHz
V+ = +5.0V
50
SUPPLY CURRENT (A)
40
30
20
10
0
V+ = +5.0V
V+ = +3.3V
V+ = +2.5V
V+ = +1.71V
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (
°
C)
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (
°
C)
MAX7326 toc03
0.15
0.10
0.05
0
V+ = +3.3V
I
SINK
= 15mA
OUTPUT-VOLTAGE HIGH (V)
OUTPUT-VOLTAGE LOW (V)
0.20
V+ = +5.0V
I
SINK
= 20mA
5
4
3
2
1
0
V+ = +3.3V
I
SOURCE
= 5mA
V+ = +5.0V
I
SOURCE
= 10mA
V+ = +2.5V, I
SOURCE
= 5mA
V+ = +1.71V, I
SOURCE
= 2mA
V+ = +2.5V
I
SINK
= 10mA
V+ = +1.71V
I
SINK
= 5mA
V+ = +1.62V
I
SINK
= 4mA
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (
°
C)
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (
°
C)
Pin Description
PIN
QSOP
1
2
3, 21
TQFN
22
23
24, 18
NAME
INT
RST
AD2, AD0
O0, O1,
O6–O15
I2–I5
GND
SCL
SDA
V+
EP
FUNCTION
Interrupt Output, Active Low.
INT
is an open-drain output.
Reset Input, Active Low. Drive
RST
low to clear the 2-wire interface.
Address Inputs. Select device slave address with AD0 and AD2. Connect AD0 and AD2
To either GND, V+, SCL, or SDA to give four logic combinations (see Tables 2 and 3).
Output Ports. These push-pull outputs are rated at 20mA.
Input Ports. I2 and I5 are CMOS-logic inputs protected to +6V.
Ground
I
2
C-Compatible Serial-Clock Input
I
2
C-Compatible Serial-Data I/O
Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.
Exposed Pad. Connect EP to GND.
4, 5, 10, 1, 2, 7, 8,
11, 13–20
10–17
6–9
3–6
12
22
23
24
—
9
19
20
21
EP
www.maximintegrated.com
Maxim Integrated
│
4
MAX7326 toc04
0.25
OUTPUT-VOLTAGE LOW
vs. TEMPERATURE
6
OUTPUT-VOLTAGE HIGH
vs. TEMPERATURE
MAX7326 toc02
2.0
60
SUPPLY CURRENT
vs. TEMPERATURE
MAX7326
I
2
C Port Expander with
12 Push-Pull Outputs and 4 Inputs
sink a total of 100mA and source a total of 50mA from all
12 combined outputs.
The MAX7326 is set to two of 32 I
2
C slave addresses
(see Tables 2 and 3) using address inputs AD0 and AD2,
and is accessed over an I
2
C serial interface up to 400kHz.
Eight outputs use a different slave address from the other
four outputs and four inputs. Eight push-pull outputs (O8–
O15) use the 101xxxx addresses while the four outputs
(O0, O1, O6, and O7) and inputs (I2–I5) use addresses
with 110xxxx. The
RST
input clears the serial interface in
case of a bus lockup, terminating any serial transaction to
or from the MAX7326.
Detailed Description
MAX7319–MAX7329 Family Comparison
The MAX7324–MAX7327 family consists of four pin-
compatible, 16-port expanders that integrate the
functions of the MAX7320 and one of either the MAX7319,
MAX7321, MAX7322, or MAX7323.
Functional Overview
The MAX7326 is a general-purpose port expander
operating from a +1.71V to +5.5V supply that provides
12 push-pull output ports with 20mA sink, 10mA source
drive capability, and four CMOS input ports that are
overvoltage protected to +6V. The MAX7326 is rated to
Table 1. MAX7319–MAX7329 Family Comparison
PART
I
2
C
INPUT
SLAVE
INPUTS INTERRUPT
ADDRESS
MASK
OPEN-
DRAIN
OUTPUTS
PUSH-
PULL
OUTPUTS
CONFIGURATION
16-PORT EXPANDERS
8 inputs and 8 push-pull outputs version:
8 input ports with programmable latching transition
detection interrupt and selectable pullups.
MAX7324
8
Yes
—
8
8 push-pull outputs with selectable default logic
levels.
Offers maximum versatility for automatic input
monitoring. An interrupt mask selects which inputs
cause an interrupt on transitions, and transition flags
identify which inputs have changed (even if only for a
transient) since the ports were last read.
101xxxx
And
110xxxx
8 I/O and 8 push-pull outputs version:
8 open-drain I/O ports with latching transition
detection interrupt and selectable pullups.
8 push-pull outputs with selectable default logic
levels.
MAX7325
Up to 8
—
Up to 8
8
Open-drain outputs can level shift the logic-high state
to a higher or lower voltage than V+ using external
pullup resistors, but pullups draw current when output
is low. Any open-drain port can be used as an input
by setting the open-drain output to logic-high.
Transition flags identify which open-drain port inputs
have changed (even if only for a transient) since the
卡巴斯基的安全研究人员称其发现了如何攻击Intel微处理器的远程攻击代码，据传，这一代码可以通过TCP/IP包和JavaScript代码到达用户系统。 目前受影响的系统包括Windows XP，Vista，Windows Server 2003，Windows Server 2008，Linux甚至是BSD和Mac。但所幸大多数错误可以由Intel和BIOS厂商联合进行修复。 卡...[详细]
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
