DATASHEET
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
Description
The ICS670-03 is a high speed, low phase noise, Zero
Delay Buffer (ZDB) which integrates IDT’s proprietary
analog/digital Phase Locked Loop (PLL) techniques. It is
identical to the ICS670-01, but with an increased maximum
output frequency of 210 MHz. Part of IDT’s ClockBlocks
TM
family, the part’s zero delay feature means that the rising
edge of the input clock aligns with the rising edges of the
outputs giving the appearance of no delay through the
device. There are two identical outputs on the chip. The
FBCLK should be used to connect to the FBIN. Each output
has its own output enable pin.
The ICS670-03 is ideal for synchronizing outputs in a large
variety of systems, from personal computers to data
communications to video. By allowing off-chip feedback
paths, the ICS670-03 can eliminate the delay through other
devices. The 15 different on-chip multipliers work in a
variety of applications. For other multipliers, including
functional multipliers, see the ICS527.
ICS670-03
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
Packaged in 16-pin SOIC
Pb (lead) free package, RoHS compliant
Clock inputs from 5 to 210 MHz (see page 2)
Patented PLL with low phase noise
Output clocks up to 210 MHz at 3.3V
15 selectable on-chip multipliers
Power down mode available
Low phase noise: -124 dBc/Hz at 10 kHz
Output enable function tri-states outputs
Low jitter 15 ps one sigma
Advanced, low power, sub-micron CMOS process
Industrial temperature rated
Operating voltage of 3.3 V or 5 V
Block Diagram
VDD
3
OE1
IC L K
F B IN
Divide by
N
Phase
Detector,
Charge
Pump, and
Loop Filter
Voltage
Controlled
Oscillator
FBCLK
S 3 :S 0
4
CLK2
3
GND
E x te rn a l F e e d b a c k fro m F B C L K is re c o m m e n d e d .
OE2
IDT™ / ICS™
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 1
ICS670-03
REV J 051310
ICS670-03
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
ZDB AND MULTIPLIER
Pin Assignment
VDD
VDD
VDD
CLK2
OE2
FBCLK
OE1
FBIN
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
GND
GND
S0
S1
S2
S3
ICLK
Multiplier Select Table
S3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
S2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
S1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
S0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CLK2 (and FBCLK)
Low (Power down
entire chip)
Input x1.333
Input x6
Input x1.5
Input x3.333
Input x2.50
Input x4
Input x1
Input x2.333
Input x2.666
Input x12
Input x3
Input x10
Input x5
Input x8
Input x2
Input Range (MHz)
-
18 - 157.5
5 - 35
16.67 - 140
7.5 - 63
10 - 84
6 - 52.5
25 - 210
11 - 90
10 - 78.75
5 - 17.5
8 - 70
5 - 21
6 - 42
5 - 26.25
12 - 105
Pin Descriptions
Pin
Number
1-3
4
5
6
7
8
9
10
11
12
13
14 - 16
Pin
Name
VDD
CLK2
OE2
FBCLK
OE1
FBIN
ICLK
S3
S2
S1
S0
GND
Pin
Type
Input
Pin Description
Power supply. Connect both pins to the same voltage (either 3.3 V or 5 V).
Output Clock output from VCO. Output frequency equals the input frequency times
multiplier.
Input
Output clock enable 2. Tri-states the clock 2 output when low.
Output Clock output from VCO. Output frequency equals the input frequency times
multiplier.
Input
Input
Input
Input
Input
Input
Input
Power
Output clock enable 1. Tri-states the feedback clock output when low.
Feedback clock input.
Clock input. Connect to a 5 - 210 MHz clock.
Multiplier select pin 3. Determines outputs per table above. Internal pull-up.
Multiplier select pin 2. Determines outputs per table above. Internal pull-up.
Multiplier select pin 1. Determines outputs per table above. Internal pull-up.
Multiplier select pin 0. Determines outputs per table above. Internal pull-up.
Connect to ground.
IDT™ / ICS™
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 2
ICS670-03
REV J 051310
ICS670-03
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
ZDB AND MULTIPLIER
External Components
The ICS670-03 requires a minimum number of external components for proper operation. Decoupling capacitors of
0.01mF should be connected between VDD (pins 1, 2, and 3) and GND (pins 14, 15, and 16), as close to the device
as possible. A series termination resistor of 33Ω may be used to each clock output pin to reduce reflections.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS670-03. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD
All Inputs and Outputs
Ambient Operating Temperature
Storage Temperature
Junction Temperature
Soldering Temperature
7V
Rating
-0.5 V to VDD+0.5 V
-40 to +85° C
-65 to +150° C
125° C
260° C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature
Power Supply Voltage (measured in respect to GND)
Min.
-40
+3.0
Typ.
Max.
+85
+5.5
Units
°
C
V
DC Electrical Characteristics
VDD=3.3V ±10%,
Ambient temperature -40 to +85° C, unless stated otherwise
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage,
CMOS level
Operating Supply Current
Symbol
VDD
V
IH
V
IL
V
OH
V
OL
V
OH
IDD
Conditions
Min.
3.0
2
Typ.
Max.
5.5
0.8
Units
V
V
V
V
V
V
I
OH
= -12 mA
I
OL
= 12 mA
I
OH
= -4 mA
No Load
2.4
0.4
VDD-0.4
35
mA
IDT™ / ICS™
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 3
ICS670-03
REV J 051310
ICS670-03
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
ZDB AND MULTIPLIER
Parameter
Short Circuit Current
Internal Pull-up Resistor
Input Capacitance
Symbol
I
OS
R
PU
C
IN
Conditions
Each output
OE, select pins
OE, select pins
Min.
Typ.
±50
200
5
Max.
Units
mA
kΩ
pF
AC Electrical Characteristics
VDD = 3.3V ±10%,
Ambient Temperature -40 to +85° C, unless stated otherwise
Parameter
Input Clock Frequency
Output Clock Frequency
Output Rise Time
Output Fall Time
Output Clock Duty Cycle
Input to Output Skew
Maximum Absolute Jitter
Maximum Jitter
Phase Noise, relative to
carrier, 125 MHz (x5)
Symbol
f
IN
t
OR
t
OF
t
DC
Conditions
See table on page 2
0.8 to 2.0 V, no load
2.0 to 0.8 V, no load
measured at VDD/2
Note 1
short term
one sigma
100 Hz offset
1 kHz offset
10 kHz
200 kHz
Min.
5
Typ.
Max. Units
210
210
1.5
1.5
MHz
MHz
ns
ns
%
ps
ps
ps
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
40
50
±100
±45
15
-110
-122
-124
-117
60
Note 1: Rising edge of ICLK compared with rising edge of CLK2, with FBCLK connected to FBIN, and 15 pF load
on CLK2. See graph on page 5 for skew vs. frequency and loading.
Thermal Characteristics
Parameter
Thermal Resistance Junction to
Ambient
Symbol
θ
JA
θ
JA
θ
JA
θ
JC
Conditions
Still air
1 m/s air flow
3 m/s air flow
Min.
Typ.
120
115
105
58
Max. Units
°
C/W
°
C/W
°
C/W
°
C/W
Thermal Resistance Junction to Case
IDT™ / ICS™
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 4
ICS670-03
REV J 051310
ICS670-03
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
ZDB AND MULTIPLIER
Figure 1. Skew from ICLK to CLK2
, with change in load capacitance (VDD = 3.3V)
300
200
100
Skew (ps)
0
-100
-200
-300
-400
CLK2 Frequency (MHz)
Skew (ps) 20 pF
Skew (ps) 10 pF
25
50
75
100
125
150
Adjusting Input/Output Skew
The data in Figure 1 can be used to adjust individual circuit characteristics and achieve the minimum possible skew
between ICLK and CLK2. With a 125 MHz output, for example, having a total load capacitance of 15 pF will result
in nearly zero skew between ICLK and CLK2. Note that the load
capacitance includes board trace capacitance, input capacitance of the load being driven by the ICS670-03, and
any additional capacitors connected to CLK2.
Figure 2. Phase Noise at 125 MHz out, 25 MHz clock input
(VDD = 3.3V)
ICS670 Phase noise
0
-20
-40
-60
L(f) dBc
-80
-100
-120
-140
10.E+0
100.E+0
1.E+3
10.E+3
offset frequency
100.E+3
1.E+6
10.E+6
IDT™ / ICS™
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 5
ICS670-03
REV J 051310
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
