19-2922; Rev 1; 5/04
KIT
ATION
EVALU
E
BL
AVAILA
65Msps, 12-Bit, IF Sampling ADC
General Description
Features
♦
Direct IF Sampling Up to 400MHz
♦
700MHz Input Bandwidth
♦
Excellent Dynamic Performance
66.8dB SNR at f
IN
= 175MHz
79.7dBc SFDR at f
IN
= 175MHz
♦
3.3V Low-Power Operation
314mW (Single-Ended Clock Mode)
340mW (Differential Clock Mode)
♦
Differential or Single-Ended Clock
♦
Accepts 20% to 80% Clock Duty Cycle
♦
♦
♦
♦
♦
♦
♦
♦
♦
Fully Differential or Single-Ended Analog Input
Adjustable Full-Scale Analog Input Range
Common-Mode Reference
Power-Down Mode
CMOS-Compatible Outputs in Two’s Complement
or Gray Code
Data-Valid Indicator Simplifies Digital Interface
Out-of-Range Indicator
Miniature, 40-Pin Thin QFN Package with Exposed
Paddle
Evaluation Kit Available (Order MAX1211EVKIT)
MAX1211
39
REFIN
34
OV
DD
35
GND
33
DAV
TOP VIEW
40
G/T
38
REFOUT
The MAX1211 is a 3.3V, 12-bit analog-to-digital convert-
er (ADC) featuring a fully differential wideband track-
and-hold (T/H) input, driving the internal quantizer. The
MAX1211 is optimized for low power, small size, and
high dynamic performance in intermediate frequency
(IF) sampling applications. This ADC operates from a
single 3.0V to 3.6V supply, consuming only 340mW
while delivering a typical signal-to-noise ratio (SNR) per-
formance of 66.8dB at a 175MHz input frequency. The
T/H-driven input stage accepts single-ended or differen-
tial inputs. In addition to low operating power, the
MAX1211 features a 0.15mW power-down mode to con-
serve power during idle periods.
A flexible reference structure allows the MAX1211 to
use its internal precision bandgap reference or accept
an externally applied reference. A common-mode refer-
ence is provided to simplify design and reduce external
component count in differential analog input circuits.
The MAX1211 supports both a single-ended and differ-
ential input clock drive. Wide variations in the clock
duty cycle are compensated with the ADC’s internal
duty-cycle equalizer.
The MAX1211 features parallel, CMOS-compatible out-
puts. The digital output format is pin selectable to be
either two’s complement or Gray code. A data-valid indi-
cator eliminates external components that are normally
required for reliable digital interfacing. A separate power
input for the digital outputs accepts a voltage from 1.7V
to 3.6V for flexible interfacing with various logic levels.
The MAX1211 is available in a 6mm x 6mm x 0.8mm, 40-
pin thin QFN package with exposed paddle (EP), and is
specified for the extended industrial (-40°C to +85°C)
temperature range.
Ordering Information
PART
MAX1211ETL
TEMP RANGE
-40°C to +85°C
PIN-PACKAGE
40 Thin QFN (6mm x 6mm)
Pin Configuration
36
V
DD
32
I.C.
31
I.C.
30
D0
29
D1
28
D2
27
D3
26
D4
25
D5
24
D6
23
D7
22
D8
21
D9
37
PD
Applications
IF and Baseband Communication Receivers
Cellular, LMDS, Point-to-Point Microwave,
MMDS, HFC, WLAN
Ultrasound and Medical Imaging
Portable Instrumentation
Low-Power Data Acquisition
REFP
REFN
COM
GND
INP
INN
GND
DCE
CLKN
1
2
3
4
5
6
7
8
9
MAX1211
EXPOSED PADDLE (GND)
CLKP
10
CLKTYP
11
V
DD
12
V
DD
13
V
DD
14
V
DD
15
GND
16
OV
DD
17
DOR
18
D11
19
D10
20
THIN QFN
6mm
×
6mm
×
0.8mm
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
65Msps, 12-Bit, IF Sampling ADC
MAX1211
ABSOLUTE MAXIMUM RATINGS
V
DD
to GND ...........................................................-0.3V to +3.6V
OV
DD
to GND........-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
INP, INN to GND ...-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
REFIN, REFOUT, REFP, REFN,
COM to GND.....-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
CLKP, CLKN, CLKTYP, G/T,
DCE,
PD to GND ........-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
D11–D0, I.C., DAV, DOR to GND ............-0.3V to (OV
DD
+ 0.3V)
Continuous Power Dissipation (T
A
= +70°C)
40-Pin Thin QFN 6mm x 6mm x 0.8mm
(derated 26.3mW/°C above +70°C)........................2105.3mW
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering 10s) ..................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
REFOUT
= 0.1µF, C
L
≈
5pF at digital outputs, V
IN
= -
0.5dBFS, CLKTYP = high, DCE = high, PD = low, G/T = low, f
CLK
= 65MHz (50% duty cycle), C
REFP
= C
REFN
= 0.1µF, 1µF in parallel with
10µF between REFP and REFN, C
COM
= 0.1µF in parallel with 2.2µF to GND, T
A
= -40°C to +85°C, unless otherwise noted. Typical values
are at T
A
= +25°C.) (Note 1)
PARAMETER
DC ACCURACY
Resolution
Integral Nonlinearity
Differential Nonlinearity
Offset Error
Gain Error
ANALOG INPUT (INP, INN)
Differential Input Voltage Range
Common-Mode Input Voltage
Input Resistance
Input Capacitance
CONVERSION RATE
Maximum Clock Frequency
Minimum Clock Frequency
Data Latency
Figure 5
8.5
f
CLK
65
5
MHz
MHz
Clock
cycles
R
IN
C
IN
Switched capacitor load
V
DIFF
Differential or single-ended inputs
±1.024
V
DD
/ 2
15
4
V
V
kΩ
pF
INL
DNL
f
IN
= 3MHz (Note 2)
f
IN
= 3MHz, no missing codes over
temperature (Note 2)
V
REFIN
= 2.048V
V
REFIN
= 2.048V
12
±0.30
±0.30
±0.20
±0.3
±0.75
±0.75
±0.91
±4.1
Bits
LSB
LSB
%FS
%FS
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DYNAMIC CHARACTERISTICS
(Differential inputs, 4096-point FFT)
f
IN
= 3MHz at -0.5dBFS (Note 3)
Signal-to-Noise Ratio
SNR
f
IN
= 70MHz at -0.5dBFS (Note 3)
f
IN
= 175MHz at -0.5dBFS
f
IN
= 3MHz at -0.5dBFS (Note 3)
Signal-to-Noise and Distortion
SINAD
f
IN
= 70MHz at -0.5dBFS (Note 3)
f
IN
= 175MHz at -0.5dBFS
f
IN
= 3MHz at -0.5dBFS (Note 3)
Spurious-Free Dynamic Range
SFDR
f
IN
= 70MHz at -0.5dBFS (Note 3)
f
IN
= 175MHz at -0.5dBFS
67.0
66.8
64.8
67.0
66.5
64.6
81.5
74.0
74.0
68.5
68.3
66.8
68.4
68.1
66.5
90.4
82.4
79.7
dBc
dB
dB
2
_______________________________________________________________________________________
65Msps, 12-Bit, IF Sampling ADC
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
REFOUT
= 0.1µF, C
L
≈
5pF at digital outputs, V
IN
= -
0.5dBFS, CLKTYP = high, DCE = high, PD = low, G/T = low, f
CLK
= 65MHz (50% duty cycle), C
REFP
= C
REFN
= 0.1µF, 1µF in parallel with
10µF between REFP and REFN, C
COM
= 0.1µF in parallel with 2.2µF to GND, T
A
= -40°C to +85°C, unless otherwise noted. Typical values
are at T
A
= +25°C.) (Note 1)
PARAMETER
Total Harmonic Distortion
Second Harmonic
Third Harmonic
SYMBOL
THD
HD2
HD3
CONDITIONS
f
IN
= 3MHz at -0.5dBFS (Note 3)
f
IN
= 70MHz at -0.5dBFS (Note 3)
f
IN
= 175MHz at -5dBFS
f
IN1
= 70MHz at -5dBFS
f
IN
= 70MHz at -0.5dBFS (Note 3)
f
IN1
= 68.5MHz at -7dBFS
f
IN2
= 71.5MHz at -7dBFS
f
IN1
= 172.5MHz at -7dBFS
f
IN2
= 177.5MHz at -7dBFS
Full-Power Bandwidth
Aperture Delay
Aperture Jitter
Output Noise
Overdrive Recovery Time
FPBW
t
AD
t
AJ
n
OUT
Input at -0.5dBFS, -3dB rolloff
Figure 14
Figure 14
INP = INN = COM
±10% beyond full scale
MIN
TYP
-89.3
-81.3
-78.7
-82.4
-90.9
-82.4
dBc
-81.2
700
0.9
<0.2
0.5
1
MHz
ns
ps
RMS
LSB
RMS
Clock
cycles
2.071
V
V
V
mV/mA
ppm/°C
mA
MAX
-80.0
-73.6
-73.6
-74.0
-84.6
dBc
dBc
dBc
UNITS
MAX1211
Third-Order Intermodulation
IM3
INTERNAL REFERENCE
(REFIN = REFOUT; V
REFP
, V
REFN
, and V
COM
are generated internally)
REFOUT Output Voltage
COM Output Voltage
Differential Reference Output
Voltage
REFOUT Load Regulation
REFOUT Temperature Coefficient
REFOUT Short-Circuit Current
TC
REF
Short to V
DD
Short to GND
V
REFIN
V
REFP
V
REFN
V
COM
V
REF
(V
DD
/ 2) + (V
REFIN
/ 4)
(V
DD
/ 2) - (V
REFIN
/ 4)
V
DD
/ 2
V
REF
= V
REFP
- V
REFN
1.60
0.978
V
REFOUT
V
COM
V
REF
V
DD
/ 2
V
REF
= V
REFP
- V
REFN
1.996
2.048
1.65
1.024
35
+100
0.24
2.1
2.048
2.162
1.138
1.65
1.024
+12.5
I
REFP
I
REFN
Source
Sink
Source
Sink
0.4
1.4
1.0
1.0
1.70
1.059
BUFFERED EXTERNAL REFERENCE
(REFIN driven externally, V
REFIN
= 2.048V, V
REFP
, V
REFN
, and V
COM
are generated internally)
REFIN Input Voltage
REFP Output Voltage
REFN Output Voltage
COM Output Voltage
Differential Reference Output
Voltage
Differential Reference
Temperature Coefficient
Maximum REFP Current
Maximum REFN Current
V
V
V
V
V
ppm/°C
mA
mA
_______________________________________________________________________________________
3
65Msps, 12-Bit, IF Sampling ADC
MAX1211
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
REFOUT
= 0.1µF, C
L
≈
5pF at digital outputs, V
IN
= -
0.5dBFS, CLKTYP = high, DCE = high, PD = low, G/T = low, f
CLK
= 65MHz (50% duty cycle), C
REFP
= C
REFN
= 0.1µF, 1µF in parallel with
10µF between REFP and REFN, C
COM
= 0.1µF in parallel with 2.2µF to GND, T
A
= -40°C to +85°C, unless otherwise noted. Typical values
are at T
A
= +25°C.) (Note 1)
PARAMETER
Maximum COM Current
REFIN Input Resistance
COM Input Voltage
REFP Input Voltage
REFN Input Voltage
Differential Reference Input
Voltage
REFP Sink Current
REFN Source Current
COM Sink Current
REFP, REFN Capacitance
COM Capacitance
CLOCK INPUTS
(CLKP, CLKN)
Single-Ended Input High
Threshold
Single-Ended Input Low
Threshold
Differential Input Voltage Swing
Differential Input Common-Mode
Voltage
Minimum Clock Duty Cycle
Maximum Clock Duty Cycle
Input Resistance
Input Capacitance
DIGITAL INPUTS
(CLKTYP, G/T, PD)
Input High Threshold
Input Low Threshold
Input Leakage Current
Input Capacitance
C
DIN
V
IH
V
IL
V
IH
= OV
DD
V
IL
= 0
5
0.8 x
OV
DD
0.2 x
OV
DD
±5
±5
V
V
µA
pF
R
CLK
C
CLK
V
IH
V
IL
CLKTYP = GND, CLKN = GND
CLKTYP = GND, CLKN = GND
CLKTYP = high
CLKTYP = high
DCE = OV
DD
DCE = GND
DCE = OV
DD
DCE = GND
Figure 4
1.4
V
DD
/ 2
20
45
80
65
5
2
0.8 x
V
DD
0.2 x
V
DD
V
V
V
P-P
V
%
%
kΩ
pF
V
REF
I
REFP
I
REFN
I
COM
V
COM
V
DD
/ 2
V
REFP
- V
COM
V
REFN
- V
COM
V
REF
= V
REFP
- V
REFN
V
REFP
= 2.162V
V
REFN
= 1.138V
SYMBOL
I
COM
Source
Sink
CONDITIONS
MIN
TYP
1.0
0.4
>50
1.65
0.512
-0.512
1.024
1.1
1.1
0.3
13
6
MAX
UNITS
mA
MΩ
V
V
V
V
mA
mA
mA
pF
pF
UNBUFFERED EXTERNAL REFERENCE
(REFIN = GND, V
REFP
, V
REFN
, and V
COM
are applied externally)
4
_______________________________________________________________________________________
65Msps, 12-Bit, IF Sampling ADC
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
REFOUT
= 0.1µF, C
L
≈
5pF at digital outputs, V
IN
= -
0.5dBFS, CLKTYP = high, DCE = high, PD = low, G/T = low, f
CLK
= 65MHz (50% duty cycle), C
REFP
= C
REFN
= 0.1µF, 1µF in parallel with
10µF between REFP and REFN, C
COM
= 0.1µF in parallel with 2.2µF to GND, T
A
= -40°C to +85°C, unless otherwise noted. Typical values
are at T
A
= +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
D0–D11, DOR, I
SINK
= 200µA
DAV, I
SINK
= 600µA
D0–D11, DOR, I
SOURCE
= 200µA
Output-Voltage High
V
OH
DAV, I
SOURCE
= 600µA
Tri-State Leakage Current
D11–D0, DOR Tri-State Output
Capacitance
DAV Tri-State Output
Capacitance
POWER REQUIREMENTS
Analog Supply Voltage
Digital Output Supply Voltage
V
DD
OV
DD
Normal operating mode,
f
IN
= 175MHz at -0.5dBFS,
CLKTYP = GND, single-ended clock
Analog Supply Current
I
VDD
Normal operating mode,
f
IN
= 175MHz at -0.5dBFS,
CLKTYP = OV
DD
, differential clock
Power-down mode; clock idle,
PD = OV
DD
Normal operating mode,
f
IN
= 175MHz at -0.5dBFS,
CLKTYP = GND, single-ended clock
Analog Power Dissipation
P
DISS
Normal operating mode,
f
IN
= 175MHz at -0.5dBFS,
CLKTYP = OV
DD
, differential clock
Power-down mode, clock idle,
PD = OV
DD
Normal operating mode,
f
IN
= 175MHz at -0.5dBFS,
OV
DD
= 2.0V, C
L
≈
5pF
Power-down mode; clock idle,
PD = OV
DD
3.0
1.7
3.3
2.0
3.6
V
DD
+ 0.3V
V
V
I
LEAK
C
OUT
C
DAV
(Note 4)
(Note 4)
(Note 4)
3
6
OV
DD
- 0.2
V
OV
DD
- 0.2
±5
µA
pF
pF
MIN
TYP
MAX
0.2
0.2
UNITS
MAX1211
DIGITAL OUTPUTS
(D0–D11, DAV, DOR)
Output-Voltage Low
V
OL
V
95
103
115
mA
0.045
314
340
379
mW
0.15
9.2
mA
Digital Output Supply Current
I
OVDD
6
µA
_______________________________________________________________________________________
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
