The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper
(not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not
required to ensure adequate bottom side solder interconnection.
c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
Document Number: 72913
S09-0271-Rev. D, 16-Feb-09
www.vishay.com
1
Si7478DP
Vishay Siliconix
SPECIFICATIONS
T
J
= 25 °C, unless otherwise noted
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-State Resistance
a
Forward Transconductance
a
Diode Forward Voltage
a
Dynamic
b
Symbol
V
GS(th)
I
GSS
I
DSS
I
D(on)
R
DS(on)
g
fs
V
SD
Q
g
Q
gs
Q
gd
R
g
t
d(on)
t
r
t
d(off)
t
f
t
rr
Test Conditions
V
DS
= V
GS
, I
D
= 250 µA
V
DS
= 0 V, V
GS
= ± 20 V
V
DS
= 60 V, V
GS
= 0 V
V
DS
= 60 V, V
GS
= 0 V, T
J
= 55 °C
V
DS
≥
5 V, V
GS
= 10 V
V
GS
= 10 V, I
D
= 20 A
V
GS
= 4.5 V, I
D
= 18.5 A
V
DS
= 15 V, I
D
= 20 A
I
S
= 4.5 A, V
GS
= 0 V
Min.
1.0
Typ.
Max.
3.0
± 100
1
5
Unit
V
nA
µA
A
40
0.006
0.007
63
0.76
105
1.2
160
0.0075
0.0088
Ω
S
V
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Gate Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Source-Drain Reverse Recovery Time
V
DS
= 30 V, V
GS
= 10 V, I
D
= 20 A
0.5
V
DD
= 30 V, R
L
= 30
Ω
I
D
≅
1 A, V
GEN
= 10 V, R
g
= 6
Ω
I
F
= 4.5 A, dI/dt = 100 A/µs
22
19
1.0
25
20
115
45
41
1.5
40
30
175
70
70
nC
Ω
ns
Notes:
a. Pulse test; pulse width
≤
300 µs, duty cycle
≤
2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
