DATASHEET
SINGLE CHIP PC AUDIO SYSTEM
CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
92HD91
Features
•
4 Channels (2 stereo DACs and 2 stereo ADCs) with
24-bit resolution
•
•
•
Supports full-duplex stereo audio and simultaneous VoIP
Provides a mono output
2.1 audio crossover support
Description
The 92HD91 single-chip audio system is a low power
optimized, high fidelity, 4-channel audio codec with
integrated speaker amplifier, capless headphone amplifier,
and low drop out voltage regulator.
The high integration of the 92HD91 enables the smallest
PCB footprint with the lowest system BOM count and cost.
92HD91 provides high quality HD Audio capability to
notebook and business desktop PC applications.
•
2W/channel Class-D stereo BTL speaker amplifier
@ 4 ohms and 5V
•
•
10 band hardware parametric equalizer
Hardware compressor limiter
•
•
•
Capless headphone amplifier with charge
pump/LDO
Combo Jack Support allowing for dual-function
headphone and headset detection
Speaker Protection
•
•
Dedicated BTL high pass filter
Mono bandpass filter
•
•
•
•
•
•
•
•
•
•
•
•
•
Full HDA015-B low power support
Internal digital core LDO voltage regulator
Microsoft WLP desktop premium logo compliant
Dual SPDIF for WLP compliant support of
simultaneous HDMI and SPDIF output
Support for 1.5V and 3.3V HDA signaling
Two digital microphone inputs (mono, stereo, or
quad microphones)
Microphone Mute Input (on WB revisions and
beyond)
High performance analog mixer
2 adjustable VREF Out pins for analog microphone
bias
6 analog ports with port presence detect (5 single
ended, 1 BTL)
Analog and digital PC Beep support
AUX Audio Mode for playback and record
48-pad QFN RoHS packages in Commercial and
Industrial Temperature Ranges
TSI™ CONFIDENTIAL
©2014 TEMPO SEMICONDCUTOR, INC.
1
V 1.6 09/14
92HD91
92HD91
SINGLE CHIP PC AUDIO SYSTEM,CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
Full HDA015-B low power support
•
•
•
•
•
•
Audio inactivity transitions codec from D0 to D3 low power mode
Resume from D3 to D0 with audio activity in < 10 msec
D3 to D0 transition with < -65dB pop/click
Port presence detect in D3 with or without bit clock
PC beep wake up in D3
Additional vendor specific modes for even lower power
Software Support
•
•
Intuitive TSI HD Sound graphical user interface that allows configurability and preference set-
tings
12 band fully parametric equalizer
• Constant, system-level effects tuned to optimize a particular platform can be combined with
user-mode “presets” tailored for specific acoustical environments and applications
• System-level effects automatically disabled when external audio connections made
Dynamics Processing
• Enables improved voice articulation
• Compressor/limiter allows higher average volume level without resonances or damage to
speakers.
TSI Vista APO wrapper
• Enables multiple APOs to be used with the TSI Driver
Microphone Beam Forming, Acoustic Echo Cancellation, and Noise Suppression
Dynamic Stream Switching
• Improved multi-streaming user experience with less support calls
Broad 3
rd
party branded software including Creative, Dolby, DTS, and SRS
•
•
•
•
•
TSI™ CONFIDENTIAL
©2014 TEMPO SEMICONDCUTOR, INC.
2
V 1.6 09/14
92HD91
92HD91
SINGLE CHIP PC AUDIO SYSTEM,CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
TABLE OF CONTENTS
1. DESCRIPTION ........................................................................................................................ 11
1.1. Overview ..........................................................................................................................................11
1.2. Orderable Part Numbers ..................................................................................................................11
2. DETAILED DESCRIPTION ..................................................................................................... 12
2.1. Port Functionality .............................................................................................................................12
2.1.1. Port Characteristics ............................................................................................................13
2.1.2. Vref_Out .............................................................................................................................15
2.1.3. Jack Detect ........................................................................................................................15
2.1.4. SPDIF Output .....................................................................................................................15
2.2. Mono Output ....................................................................................................................................17
2.3. Mono output Band-Pass Filter .........................................................................................................18
2.3.1. Filter Description ................................................................................................................18
2.4. Mixer ................................................................................................................................................18
2.5. ADC Multiplexers .............................................................................................................................18
2.6. Power Management .........................................................................................................................19
2.7. AFG D0 ............................................................................................................................................20
2.8. AFG D1 ............................................................................................................................................20
2.9. AFG D2 ............................................................................................................................................20
2.10. AFG D3 ..........................................................................................................................................20
2.10.1. AFG D3cold .....................................................................................................................20
2.11. Vendor Specific Function Group Power States D4/D5 ..................................................................20
2.12. Low-voltage HDA Signaling ...........................................................................................................21
2.13. Multi-channel capture ....................................................................................................................21
2.14. EAPD .............................................................................................................................................23
2.15. Digital Microphone Support ...........................................................................................................27
2.16. Analog PC-Beep ............................................................................................................................31
2.17. Digital PC-Beep .............................................................................................................................33
2.18. Headphone Drivers ........................................................................................................................34
2.19. BTL Amplifier .................................................................................................................................34
2.20. BTL Amplifier High-Pass Filter .......................................................................................................34
2.20.1. Filter Description ..............................................................................................................35
2.21. EQ ..................................................................................................................................................35
2.22. Combo Jack Detection ...................................................................................................................35
2.23. GPIO ..............................................................................................................................................36
2.23.1. GPIO Pin mapping and shared functions .........................................................................36
2.23.2. SPDIF/Digital Microphone/GPIO Selection ......................................................................36
2.23.3. Digital Microphone/GPIO Selection .................................................................................36
2.24. HD Audio HDA015-B support ........................................................................................................36
2.25. Digital Core Voltage Regulator ......................................................................................................37
2.26. Aux Audio Support .........................................................................................................................38
2.26.1. General conditions in Aux Audio Mode: ...........................................................................38
2.26.2. Entering Aux Audio Mode ................................................................................................39
2.26.3. “Playback Path” Port Behavior (AnaIog I/O) ....................................................................40
2.26.4. When Port E presence detect = 0 ....................................................................................40
2.26.5. When Port E presence detect = 1 ....................................................................................40
2.26.6. “Record Path” Port Behavior (Analog I/O) .......................................................................41
2.26.7. SYSTEM DIAGRAMS (Analog I/O) ..................................................................................41
2.26.8. EAPD ...............................................................................................................................43
2.26.9. Analog PC_Beep .............................................................................................................43
2.26.10. Class-D BTL Issues .......................................................................................................44
2.26.11. Firmware/Software Requirements: .................................................................................44
2.27. Microphone Mute Input ..................................................................................................................44
3. CHARACTERISTICS ............................................................................................................... 45
3.1. Electrical Specifications ...................................................................................................................45
3.1.1. Absolute Maximum Ratings ...............................................................................................45
3.1.2. Recommended Operating Conditions ................................................................................45
3.2. 92HD91 Analog Performance Characteristics .....................................................................................46
TSI™ CONFIDENTIAL
©2014 TEMPO SEMICONDCUTOR, INC.
3
V 1.6 09/14
92HD91
92HD91
SINGLE CHIP PC AUDIO SYSTEM,CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
3.3. Class-D BTL Amplifier Performance ................................................................................................50
3.4. Capless Headphone Supply Characteristics ....................................................................................51
3.5. AC Timing Specs .............................................................................................................................51
3.5.1. HD Audio Bus Timing .........................................................................................................51
3.5.2. SPDIF Timing .....................................................................................................................52
3.5.3. Digital Microphone Timing .................................................................................................52
3.5.4. GPIO Characteristics .........................................................................................................52
4. FUNCTIONAL BLOCK DIAGRAM .......................................................................................... 53
5. WIDGET DIAGRAM ................................................................................................................ 54
6. PORT AND PIN CONFIGURATIONS ..................................................................................... 55
6.1. Port Configurations ..........................................................................................................................55
6.2. Pin Configuration Default Register Settings .....................................................................................56
7. WIDGET INFORMATION ........................................................................................................ 57
7.1. Widget List .......................................................................................................................................58
7.2. Reset Key ........................................................................................................................................59
7.3. Root (NID = 00h): VendorID ............................................................................................................59
7.3.1. Root (NID = 00h): RevID ....................................................................................................60
7.3.2. Root (NID = 00h): NodeInfo ...............................................................................................60
7.4. AFG (NID = 01h): NodeInfo .............................................................................................................61
7.4.1. AFG (NID = 01h): FGType .................................................................................................61
7.4.2. AFG (NID = 01h): AFGCap ................................................................................................62
7.4.3. AFG (NID = 01h): PCMCap ...............................................................................................63
7.4.4. AFG (NID = 01h): StreamCap ............................................................................................64
7.4.5. AFG (NID = 01h): InAmpCap .............................................................................................65
7.4.6. AFG (NID = 01h): PwrStateCap .........................................................................................66
7.4.7. AFG (NID = 01h): GPIOCnt ...............................................................................................67
7.4.8. AFG (NID = 01h): OutAmpCap ..........................................................................................87
7.4.9. AFG (NID = 01h): PwrState ...............................................................................................68
7.4.10. AFG (NID = 01h): UnsolResp ..........................................................................................69
7.4.11. AFG (NID = 01h): GPIO ...................................................................................................70
7.4.12. AFG (NID = 01h): GPIOEn ...............................................................................................71
7.4.13. AFG (NID = 01h): GPIODir ..............................................................................................72
7.4.14. AFG (NID = 01h): GPIOWakeEn .....................................................................................73
7.4.15. AFG (NID = 01h): GPIOUnsol ..........................................................................................72
7.4.16. AFG (NID = 01h): GPIOSticky .........................................................................................73
7.4.17. AFG (NID = 01h): SubID ..................................................................................................73
7.4.18. AFG (NID = 01h): GPIOPlrty ............................................................................................74
7.4.19. AFG (NID = 01h): GPIODrive ...........................................................................................75
7.4.20. AFG (NID = 01h): DMic ....................................................................................................76
7.4.21. AFG (NID = 01h): DACMode ...........................................................................................77
7.4.22. AFG (NID = 01h): ADCMode ...........................................................................................78
7.4.23. AFG (NID = 01h): PortUse ...............................................................................................79
7.4.24. AFG (NID = 01h): ComJack .............................................................................................80
7.4.25. AFG (NID = 01h): VSPwrState .........................................................................................81
7.4.26. AFG (NID = 01h): AnaPort ...............................................................................................82
7.4.27. AFG (NID = 01h): AnaBTL ...............................................................................................83
7.4.28. AFG (NID = 01h): AnaBTLStatus .....................................................................................85
7.4.29. AFG (NID = 01h): AnaCapless .........................................................................................85
7.4.30. AFG (NID = 01h): Reset ...................................................................................................88
7.4.31. AFG (NID = 01h): DAC3OutAmp (Mono Out Volume) .....................................................89
7.4.32. AFG (NID = 01h): AnaBeep .............................................................................................90
7.4.33. AFG (NID = 01h): EAPD ..................................................................................................91
7.4.34. AFG (NID = 01h): ComboJackTime (Available only on WB revision and beyond) ..........94
7.5. PortA (NID = 0Ah): WCap ................................................................................................................96
7.5.1. PortA (NID = 0Ah): PinCap ................................................................................................97
7.5.2. PortA (NID = 0Ah): ConLst .................................................................................................98
7.5.3. PortA (NID = 0Ah): ConLstEntry0 ......................................................................................99
7.5.4. PortA (NID = 0Ah): InAmpLeft ............................................................................................99
7.5.5. PortA (NID = 0Ah): InAmpRight .......................................................................................100
TSI™ CONFIDENTIAL
©2014 TEMPO SEMICONDCUTOR, INC.
4
V 1.6 09/14
92HD91
92HD91
SINGLE CHIP PC AUDIO SYSTEM,CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
7.5.6. PortA (NID = 0Ah): ConSelectCtrl ....................................................................................100
7.5.7. PortA (NID = 0Ah): PwrState ...........................................................................................101
7.5.8. PortA (NID = 0Ah): PinWCntrl ..........................................................................................101
7.5.9. PortA (NID = 0Ah): UnsolResp ........................................................................................102
7.5.10. PortA (NID = 0Ah): ChSense .........................................................................................103
7.5.11. PortA (NID = 0Ah): EAPDBTLLR ...................................................................................103
7.5.12. PortA (NID = 0Ah): ConfigDefault ..................................................................................104
7.6. PortB (NID = 0Bh): WCap ..............................................................................................................106
7.6.1. PortB (NID = 0Bh): PinCap ..............................................................................................108
7.6.2. PortB (NID = 0Bh): ConLst ...............................................................................................109
7.6.3. PortB (NID = 0Bh): ConLstEntry0 ....................................................................................110
7.6.4. PortB (NID = 0Bh): ConSelectCtrl ....................................................................................110
7.6.5. PortB (NID = 0Bh): PwrState ...........................................................................................110
7.6.6. PortB (NID = 0Bh): PinWCntrl ..........................................................................................111
7.6.7. PortB (NID = 0Bh): UnsolResp ........................................................................................112
7.6.8. PortB (NID = 0Bh): ChSense ...........................................................................................112
7.6.9. PortB (NID = 0Bh): EAPDBTLLR .....................................................................................113
7.6.10. PortB (NID = 0Bh): ConfigDefault ..................................................................................113
7.7. PortC (NID = 0Ch): WCap .............................................................................................................116
7.7.1. PortC (NID = 0Ch): PinCap ..............................................................................................117
7.7.2. PortC (NID = 0Ch): ConLst ..............................................................................................118
7.7.3. PortC (NID = 0Ch): ConLstEntry0 ....................................................................................119
7.7.4. PortC (NID = 0Ch): InAmpLeft .........................................................................................119
7.7.5. PortC (NID = 0Ch): InAmpRight .......................................................................................120
7.7.6. PortC (NID = 0Ch): ConSelectCtrl ...................................................................................120
7.7.7. PortC (NID = 0Ch): PwrState ...........................................................................................121
7.7.8. PortC (NID = 0Ch): PinWCntrl .........................................................................................121
7.7.9. PortC (NID = 0Ch): UnsolResp ........................................................................................122
7.7.10. PortC (NID = 0Ch): ChSense .........................................................................................123
7.7.11. PortC (NID = 0Ch): EAPDBTLLR ...................................................................................123
7.7.12. PortC (NID = 0Ch): ConfigDefault ..................................................................................124
7.8. PortD (NID = 0Dh): WCap .............................................................................................................127
7.8.1. PortD (NID = 0Dh): PinCap ..............................................................................................128
7.8.2. PortD (NID = 0Dh): ConLst ..............................................................................................129
7.8.3. PortD (NID = 0Dh): ConLstEntry0 ....................................................................................130
7.8.4. PortD (NID = 0Dh): ConSelectCtrl ...................................................................................130
7.8.5. PortD (NID = 0Dh): PwrState ...........................................................................................131
7.8.6. PortD (NID = 0Dh): PinWCntrl .........................................................................................132
7.8.7. PortD (NID = 0Dh): EAPDBTLLR .....................................................................................132
7.8.8. PortD (NID = 0Dh): ConfigDefault ....................................................................................132
7.9. PortE (NID = 0Eh): WCap ..............................................................................................................136
7.9.1. PortE (NID = 0Eh): PinCap ..............................................................................................137
7.9.2. PortE (NID = 0Eh): ConLst ...............................................................................................138
7.9.3. PortE (NID = 0Eh): ConLstEntry0 ....................................................................................139
7.9.4. PortE (NID = 0Eh): InAmpLeft ..........................................................................................139
7.9.5. PortE (NID = 0Eh): InAmpRight .......................................................................................140
7.9.6. PortE (NID = 0Eh): ConSelectCtrl ....................................................................................140
7.9.7. PortE (NID = 0Eh): PwrState ...........................................................................................141
7.9.8. PortE (NID = 0Eh): PinWCntrl ..........................................................................................141
7.9.9. PortE (NID = 0Eh): UnsolResp ........................................................................................142
7.9.10. PortE (NID = 0Eh): ChSense .........................................................................................142
7.9.11. PortE (NID = 0Eh): EAPDBTLLR ...................................................................................143
7.9.12. PortE (NID = 0Eh): ConfigDefault ..................................................................................143
7.10. PortF (NID = 0Fh): WCap ............................................................................................................146
7.10.1. PortF (NID = 0Fh): PinCap .............................................................................................147
7.10.2. PortF (NID = 0Fh): ConLst .............................................................................................148
7.10.3. PortF (NID = 0Fh): ConLstEntry0 ...................................................................................149
7.10.4. PortF (NID = 0Fh): InAmpLeft ........................................................................................149
7.10.5. PortF (NID = 0Fh): InAmpRight ......................................................................................150
TSI™ CONFIDENTIAL
©2014 TEMPO SEMICONDCUTOR, INC.
5
V 1.6 09/14
92HD91