Analog Power
AM4841P
P-Channel 40-V (D-S) MOSFET
Key Features:
• Low r
DS(on)
trench technology
• Low thermal impedance
• Fast switching speed
Typical Applications:
• Load Switches
• DC/DC Conversion
• Motor Drives
PRODUCT SUMMARY
r
DS(on)
(mΩ)
V
DS
(V)
35 @ V
GS
= 10V
-40
45 @ V
GS
= 4.5V
I
D
(A)
-7.7
-6.8
SO-8
ABSOLUTE MAXIMUM RATINGS (T
A
= 25°C UNLESS OTHERWISE NOTED)
Parameter
Symbol
Limit
V
DS
Drain-Source Voltage
-40
V
GS
Gate-Source Voltage
±20
T
A
=25°C
-7.7
I
D
Continuous Drain Current
a
T
A
=70°C
-6.5
b
I
DM
Pulsed Drain Current
-30
a
I
S
-4.1
Continuous Source Current (Diode Conduction)
T
A
=25°C
3.1
P
D
Power Dissipation
a
T
A
=70°C
2.2
T
J
, T
stg
-55 to 150
Operating Junction and Storage Temperature Range
Units
V
A
A
W
°C
Maximum Junction-to-Ambient
a
THERMAL RESISTANCE RATINGS
Parameter
t <= 10 sec
Steady State
Symbol Maximum
40
R
θJA
80
Units
°C/W
Notes
a.
Surface Mounted on 1” x 1” FR4 Board.
b.
Pulse width limited by maximum junction temperature
© Preliminary
1
Publication Order Number:
DS_AM4841P_1A
Analog Power
Electrical Characteristics
Parameter
Gate-Source Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-Resistance
a
Forward Transconductance
a
Diode Forward Voltage
a
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Symbol
V
GS(th)
I
GSS
I
DSS
I
D(on)
r
DS(on)
g
fs
V
SD
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
C
iss
C
oss
C
rss
Test Conditions
Static
V
DS
= V
GS
, I
D
= -250 uA
V
DS
= 0 V, V
GS
= ±20 V
V
DS
= -32 V, V
GS
= 0 V
V
DS
= -32 V, V
GS
= 0 V, T
J
= 55°C
V
DS
= -5 V, V
GS
= 10 V
V
GS
= 10 V, I
D
= -6.1 A
V
GS
= 4.5 V, I
D
= -4.9 A
V
DS
= -15 V, I
D
= -6.1 A
I
S
= -2.1 A, V
GS
= 0 V
Dynamic
b
V
DS
= -20 V, V
GS
= 4.5 V,
I
D
= -6.1 A
V
DS
= -20 V, R
L
= 3.3 Ω,
I
D
= -6.1 A,
V
GEN
= 10 V, R
GEN
= 6 Ω
23
5.8
10
8
19
78
33
1826
186
168
Min
-1
Typ
AM4841P
Max
Unit
V
nA
uA
A
±100
-1
-10
-12
35
45
9
-0.77
mΩ
S
V
nC
ns
V
DS
= -15 V, V
GS
= 0 V, f = 1 Mhz
pF
Notes
a. Pulse test: PW <= 300us duty cycle <= 2%.
b. Guaranteed by design, not subject to production testing.
Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty,
representation
or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out
of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special,
consequential or incidental damages. “Typical” parameters which may be provided in APL data sheets and/or specifications can and do vary
in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each
customer application by customer’s technical experts. APL does not convey any license under its patent rights nor the rights of others. APL
products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation
where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application,
Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,
damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated
with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part.
APL is an Equal Opportunity/Affirmative Action Employer.
© Preliminary
2
Publication Order Number:
DS_AM4841P_1A
Analog Power
Typical Electrical Characteristics
0.1
RDS(on) - On-Resistance(Ω)
10
TJ = 25°C
0.08
3V
0.06
3.5V
0.04
ID - Drain Current (A)
8
AM4841P
6
4
0.02
4V,4.5V,6V,8V,10V
2
0
0
2
4
6
8
10
ID-Drain Current (A)
0
0
1
2
3
4
5
VGS - Gate-to-Source Voltage (V)
1. On-Resistance vs. Drain Current
0.1
RDS(on) - On-Resistance(Ω)
TJ = 25°C
ID = -6.1A
0.08
IS - Source Current (A)
10
100
2. Transfer Characteristics
TJ = 25°C
0.06
1
0.04
0.02
0.1
0
0
2
4
6
8
10
0.01
0.2
0.4
0.6
0.8
1
1.2
VGS - Gate-to-Source Voltage (V)
VSD - Source-to-Drain Voltage (V)
3. On-Resistance vs. Gate-to-Source Voltage
10
10V,8V,6V,
4.5V,4V
Capacitance (pf)
3.5V
3V
4
3000
4. Drain-to-Source Forward Voltage
F = 1MHz
2500
Ciss
2000
1500
1000
500
0
Coss
Crss
8
ID - Drain Current (A)
6
2
0
0
0.2
0.4
0.6
VDS - Drain-to-Source Voltage (V)
0
5
10
15
20
VDS-Drain-to-Source Voltage (V)
5. Output Characteristics
© Preliminary
3
6. Capacitance
Publication Order Number:
DS_AM4841P_1A
Analog Power
Typical Electrical Characteristics
10
VGS-Gate-to-Source Voltage (V)
VDS = -20V
ID = -6.1A
8
2
RDS(on) - On-Resistance(Ω)
(Normalized)
AM4841P
1.5
6
4
1
2
0
0
20
40
60
Qg - Total Gate Charge (nC)
0.5
-50
-25
0
25
50
75
100
125
150
TJ -JunctionTemperature(°C)
7. Gate Charge
100
10 uS
8. Normalized On-Resistance Vs
Junction Temperature
100
PEAK TRANSIENT POWER (W)
10
ID Current (A)
100 uS
1 mS
10 mS
80
60
1
100 mS
1 SEC
10 SEC
100 SEC
40
0.1
1
0.1
1
10
100
DC
Idm limit
Limited by
RDS
20
0.01
1000
VDS Drain to Source Voltage (V)
0
0.001
0.01
0.1
1
10
100
1000
t1 TIME (SEC)
9. Safe Operating Area
1
D = 0.5
0.2
0.1
0.1
0.05
0.02
0.01
Single Pulse
10. Single Pulse Maximum Power Dissipation
R
θJA
(t) = r(t) + R
θJA
R
θJA
= 80
°C
/W
P(pk)
t
1
t
2
T
J
- T
A
= P * R
θJA
(t)
Duty Cycle, D = t
1
/ t
2
0.001
0.0001
0.001
0.01
0.1
t1 TIME (sec)
1
10
100
1000
11. Normalized Thermal Transient Junction to Ambient
© Preliminary
4
Publication Order Number:
DS_AM4841P_1A
Analog Power
Package Information
AM4841P
Note:
1. All Dimension Are In mm.
2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall
Not Exceed 0.10 mm Per Side.
3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie
Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The
Plastic Body.
4. The Package Top May Be Smaller Than The Package Bottom.
5. Dimension "B" Does Not Include Dambar Protrusion. Allowable Dambar Protrusion Shall Be 0.08 mm Total In
Excess Of "B" Dimension At Maximum Material Condition. The Dambar Cannot Be Located On The Lower Radius
Of The Foot.
© Preliminary
5
Publication Order Number:
DS_AM4841P_1A
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
