Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best pos-
sible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry
described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other
rights, of Integrated Device Technology, Inc.
LIFE SUPPORT POLICY
Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is exe-
cuted between the manufacturer and an officer of IDT.
1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in
accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its
safety or effectiveness.
Table of Contents
FEATURES ........................................................................................................................................................................ 1
3.2.1.1.3 CAS Signaling Multi-Frame ...........................................................................................................................
3.2.1.2 Alarms & Bit Extraction .....................................................................................................................................................
3.2.1.2.1 RED Alarm .....................................................................................................................................................
3.2.1.2.3 Bit Extraction .................................................................................................................................................
3.2.1.2.4 V5.2 Link ........................................................................................................................................................
3.2.2.1.1 Super Frame (SF) Format .............................................................................................................................
3.2.2.1.2 Extended Super Frame (ESF) Format ...........................................................................................................
3.2.2.2 Out Of Synchronization Detection & Interrupt ..................................................................................................................
RECEIVE SYSTEM INTERFACE (RESI) .....................................................................................................................................................
TRANSMIT SYSTEM INTERFACE (TRSI) ..................................................................................................................................................
TRANSMIT PAYLOAD CONTROL (TPLC) .................................................................................................................................................
3.15.1.3 Control Over International / National / Extra Bits ..............................................................................................................
3.19.1.3 Jitter Transfer ...................................................................................................................................................................
3.19.1.4 Frequency Range .............................................................................................................................................................
3.19.2.3 Jitter Transfer ...................................................................................................................................................................
3.19.2.4 Frequency Range .............................................................................................................................................................
LINE INTERFACE ........................................................................................................................................................................................
3.23.1 Line Loopback ................................................................................................................................................................................
3.23.2 Digital Loopback ............................................................................................................................................................................
4.1.2 Various Operation Modes Configuration ..................................................................................................................................... 95
4.1.3 Operation Example ........................................................................................................................................................................ 98
4.1.3.1 Using HDLC Receiver ...................................................................................................................................................... 98
4.1.3.2 Using HDLC Transmitter ................................................................................................................................................ 100
4.1.3.3 Using PRBS Generator / Detector .................................................................................................................................. 103
4.1.3.4 Using Payload Control and Receive CAS/RBS Buffer ................................................................................................... 107
4.1.3.5 Using TJAT / Timing Option ........................................................................................................................................... 107
4.2.2 Operation In J1 Mode ................................................................................................................................................................... 109
4.2.3 Various Operation Modes Configuration ................................................................................................................................... 109
4.2.4 Operation Example ...................................................................................................................................................................... 114
4.2.4.1 Using HDLC Receiver .................................................................................................................................................... 114
4.2.4.2 Using HDLC Transmitter ................................................................................................................................................ 116
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
C++ 属于面向对象的编程语言，OOP的思想不必多说，特别对于复杂的软件工程来说，利用OOP绝对是事半功倍，相对于传统的C来说； 当然用C来写单片机程序无可厚非，已经延续了一个传统，从大学时学的开始到工作岗位，好多人都是一直用C来做，但是既然Keil支持C++编译， 可以用C++来编写你的代码，可以利用高级语言来结构化，清晰化你的程序，为嘛不用呢！哈哈，个人看法！下面进入正题： C+...[详细]
工业自动化与控制
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
