DATA SHEET
BIPOLAR ANALOG INTEGRATED CIRCUIT
μ
PC8178TK
SILICON MMIC LOW CURRENT AMPLIFIER
FOR MOBILE COMMUNICATIONS
DESCRIPTION
μ
PC8178TB in 6-pin super minimold.
TK suffix IC which is smaller package than TB suffix IC contributes to reduce mounting space by 50 %.
This IC is manufactured using our 30 GHz f
max
UHS0 (Ultra High Speed Process) silicon bipolar process.
FEATURES
• Excellent isolation
: ISL = 40 dB TYP. @ f = 1.0 GHz
ISL = 42 dB TYP. @ f = 2.4 GHz
ISL = 41 dB TYP. @ f = 1.9 GHz
• Power gain
: G
P
= 11.0 dB TYP. @ f = 1.0 GHz
• Gain 1 dB compression output power : P
O (1 dB)
=
−5.5
dBm TYP. @ f = 1.0 GHz
P
O (1 dB)
=
−8.0
dBm TYP. @ f = 1.9 GHz
P
O (1 dB)
=
−8.0
dBm TYP. @ f = 2.4 GHz
• Operating frequency
• Light weight
• High-density surface mounting
APPLICAION
• Buffer amplifiers on 0.1 to 2.4 GHz mobile communications system
DI
Document No. PU10063EJ02V0DS (2nd edition)
Date Published March 2005 CP(K)
SC
Caution Observe precautions when handling because these devices are sensitive to electrostatic discharge.
The mark
shows major revised points.
O
NT
: 3 mg (Standard value)
G
P
= 11.0 dB TYP. @ f = 1.9 GHz
G
P
= 11.0 dB TYP. @ f = 2.4 GHz
: 0.1 to 2.4 GHz (Output port LC matching)
: 6-pin lead-less minimold package (1.5
×
1.3
×
0.55 mm)
IN
• Supply voltage
• Low current consumption
: V
CC
= 2.4 to 3.3 V
: I
CC
= 1.9 mA TYP. @ V
CC
= 3.0 V
UE
wide band matched IC.
μ
PC8178TK adopts 6-pin lead-less minimold package using same chip as the conventional
can realize low current consumption with external chip inductor which can not be realized on internal 50
Ω
The
μ
PC8178TK is a silicon monolithic integrated circuit designed as amplifier for mobile communications. This IC
D
µ
PC8178TK
ORDERING INFORMATION
Part Number
Order Number
Package
6-pin lead-less minimold
(1511) (Pb-Free)
Note
Marking
6B
Supplying Form
• Embossed tape 8 mm wide
• Pin 1, 2, 3 face the perforation side of the tape
• Qty 5 kpcs/reel
µ
PC8178TK-E2
µ
PC8178TK-E2-A
Note
With regards to terminal solder (the solder contains lead) plated products (conventionally plated), contact
your nearby sales office.
Remark
To order evaluation samples, contact your nearby sales office.
Part number for sample order:
µ
PC8178TK-A
PRODUCT LINE-UP (T
A
= +25°C, V
CC
= V
out
= 3.0 V, Z
S
= Z
L
= 50
Ω)
Parameter
1.0 GHz output port
matching frequency
I
CC
Part No.
(mA)
1.9
1.9
4.0
2.8
4.2
5.6
G
P
(dB)
11.0
11.0
13.5
12.5
12.5
23.0
ISL
(dB)
39.0
40.0
44.0
39.0
38.0
40.0
P
O(1dB)
(dBm)
−4.0
−5.5
+3.0
−4.0
1.66 GHz output port
matching frequency
G
P
(dB)
−
−
−
ISL
P
O(1dB)
UE
1.9 GHz output port
matching frequency
G
P
ISL
2.4 GHz output port
matching frequency
G
P
(dB)
11.5
11.0
15.5
−
−
−
ISL
(dB)
38.0
42.0
41.0
−
−
−
P
O(1dB)
P
O(1dB)
(dBm)
−7.5
−8.0
+1.0
−
−
−
(dB)
(dB)
(dBm)
−7.0
−8.0
11.5
11.0
15.5
40.0
41.0
42.0
+1.5
−4.0
+0.5
−8.5
13.0
37.0
34.0
35.0
15.0
17.5
µ
PC8178TB
µ
PC8178TK
µ
PC8179TB
µ
PC8128TB
µ
PC8151TB
µ
PC8152TB
IN
(dB)
−
−
−
(dBm)
−
−
−
39.0
−4.0
36.0
+1.5
−8.5
38.0
NT
13.0
+2.5
−4.5
15.0
19.5
Data Sheet PU10063EJ02V0DS
Remarks 1.
Typical performance. Please refer to
ELECTRICAL CHARACTERISTICS
in detail.
DI
SC
2
O
2.
To know the associated product, please refer to each latest data sheet.
D
Marking
C3B
6B
C3C
C2P
C2U
C2V
µ
PC8178TK
SYSTEM APPLICATION EXAMPLE
Location examples in digital cellular
Low Noise Tr.
RX
DEMOD.
I
Q
SW
÷N
PLL
TX
PA
These ICs can be added to your system around
herein, however, shows only examples, therefore the application can depend on your kit evaluation.
DI
SC
O
NT
Data Sheet PU10063EJ02V0DS
IN
parts, when you need more isolation or gain. The application
UE
I
0˚
φ
90˚
D
PLL
Q
3
µ
PC8178TK
PIN CONNECTIONS
(Top View)
(Bottom View)
6
5
4
6
5
4
1
2
3
Pin No.
1
2
3
4
5
Pin Name
INPUT
GND
GND
6B
Applied
Voltage
(V)
−
1
2
3
PIN EXPLANATION
Pin
No.
1
Pin
Name
INPUT
Pin
Voltage
Note
(V)
0.90
Function and Applications
matching circuit, configured with
resisters, enables 50
Ω
connection
over a wide band. This pin must
be coupled to signal source with
capacitor for DC cut.
2
3
5
GND
0
−
NT
connected to system ground with
minimum inductance. Ground
formed as wide as possible.
pattern on the board should be
All the ground pins must be con-
pattern to decrease impedance
defference.
Signal output pin. This pin is de-
signed as collector output. Due to
the high impedance output, this pin
should be externally equipped with
LC matching circuit to next stage.
For L, a size 1 005 chip inductor
can be chosen.
Power supply pin. This pin should
be externally equipped with bypass
capacitor to minimize its
impedance.
nected together with wide ground
−
Ground pin. This pin should be
IN
6
4
2
3
1
5
Signal input pin. A internal
4
OUTPUT
Voltage
as V
CC
as same
through
DI
SC
external
inductor
6
V
CC
Note
Pin voltage is measured at V
CC
= 3.0 V.
4
O
2.4 to 3.3
−
Data Sheet PU10063EJ02V0DS
UE
Internal Equivalent Circuit
D
OUTPUT
GND
V
CC
6
µ
PC8178TK
ABSOLUTE MAXIMUM RATINGS
Parameter
Supply Voltage
Circuit Current
Power Dissipation
Operating Ambient Temperature
Storage Temperature
Input Power
Symbol
V
CC
I
CC
P
D
T
A
T
stg
P
in
T
A
= +25°C
Test Conditions
T
A
= +25°C, Pin 4, Pin 6
T
A
= +25°C
T
A
= +85°C
Note
Ratings
3.6
15
232
Unit
V
mA
mW
°C
Note
Mounted on double-sided copper-clad 50
×
50
×
1.6 mm epoxy glass PWB
RECOMMENDED OPERATING RANGE
Parameter
Supply Voltage
Symbol
V
CC
MIN.
2.4
−40
TYP.
3.0
MAX.
3.3
Operating Ambient Temperature
T
A
Parameter
Circuit Current
Power Gain
NT
Symbol
I
CC
Test Conditions
No signal
G
P
f = 1.0 GHz, P
in
=
−30
dBm
f = 1.9 GHz, P
in
=
−30
dBm
f = 2.4 GHz, P
in
=
−30
dBm
f = 1.9 GHz, P
in
=
−30
dBm
f = 2.4 GHz, P
in
=
−30
dBm
ISL
f = 1.0 GHz, P
in
=
−30
dBm
P
O(1 dB)
f = 1.0 GHz
f = 1.9 GHz
f = 2.4 GHz
f = 1.0 GHz
f = 1.9 GHz
f = 2.4 GHz
f = 1.0 GHz, P
in
=
−30
dBm
f = 1.9 GHz, P
in
=
−30
dBm
f = 2.4 GHz, P
in
=
−30
dBm
NF
RL
in
Data Sheet PU10063EJ02V0DS
ELECTRICAL CHARACTERISTICS
(Unless otherwise specified, T
A
= +25°C, V
CC
= V
out
= 3.0 V, Z
S
= Z
L
= 50
Ω,
at LC matched frequency)
MIN.
1.4
9.0
9.0
9.0
35.0
36.0
37.0
−8.0
−11.0
−11.5
−
−
−
4.0
5.0
6.5
TYP.
1.9
11.0
11.0
11.0
40.0
41.0
42.0
−5.5
−8.0
−8.0
5.5
5.5
5.5
7.0
8.0
9.5
MAX.
2.4
13.0
13.5
13.5
−
−
−
−
−
−
7.0
7.0
7.0
−
−
−
dB
dB
dBm
dB
Unit
mA
dB
Isolation
Gain 1 dB Compression Output
Power
DI
SC
Noise Figure
Input Return Loss
O
IN
+25
+85
°C
UE
Unit
V
Remarks
pin 4 and pin 6.
The same voltage should be applied to
D
−40
to +85
−55
to +150
+5
°C
dBm
5
PCB设计
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
