MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 2745-24 B
I C R O
C
LOC K
Pin Assignment
MK2745-24
GND
X2
X1/ICLK
VDD
GND
27M
ACS0
ACLK/8
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
ACS1
27M
PCLK
VDD
GND
ACLK
PCS
ACLK/256
MK2745-24
DVD/MPEG Clock Source
Audio Clocks Selection Table (in MHz)
ACS1 ACS0
0
0
1
1
0
1
0
1
ACLK
24.576
11.2896
8.192
12.288
ACLK/8
3.072
1.4112
1.024
1.536
ACLK/256
96.0 kHz
44.1 kHz
32.0 kHz
48.0 kHz
Processor Clock (MHz)
PCS
0
1
PCLK
40
60
16 pin (150 mil) SOIC
Pin Descriptions
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Name
GND
X2
X1/ICLK
VDD
GND
27M
ACS0
ACLK/8
ACLK/256
PCS
ACLK
GND
VDD
PCLK
27M
ACS1
Type
P
XO
XI
P
P
O
I
O
O
I
O
P
P
O
O
I
0 = connect directly to ground
1 = connect directly to VDD
Description
Connect to ground.
Crystal connection. Connect to 27 MHz crystal. Leave unconnected for clock input.
Crystal connection. Connect to 27 MHz crystal or connect to 27 MHz input clock.
Connect to +3.3 V or +5 V. Must be same as other VDD.
Connect to ground.
27.00 MHz clock output.
Audio Clock Select 0. Selects audio clocks per table above.
Audio Clock divided by 8 output. Determined by status of ACS1, ACS0. See table above.
Audio Clock divided by 256 output. Determined by status of ACS1, ACS0. See table above.
Processor Clock Select pin. Selects PCLK per table above.
Audio Clock output. Determined by status of ACS1, ACS0. See table above.
Connect to ground.
Connect to +3.3 V or +5 V. Must be same as other VDD.
Processor Clock output. Determined by status of PCS. See table above.
27.00 MHz clock output.
Audio Clock Select 1. Selects audio clocks per table above.
Key: I = Input, O = output, P = power supply connection
2
Revision 100898
Printed 11/16/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 2745-24 B
I C R O
C
LOC K
Electrical Specifications
Parameter
Supply voltage, VDD
Inputs and Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage temperature
Operating Voltage, VDD
Input High Voltage, VIH, X1/ICLK pin only
Input Low Voltage, VIL, X1/ICLK pin only
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
Output High Voltage, VOH, CMOS level
Operating Supply Current, IDD
Short Circuit Current
Input Capacitance
Input Frequency
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
Frequency synthesis error, all clocks
Absolute Jitter, short term
Notes:
Conditions
Referenced to GND
Referenced to GND
Max of 20 seconds
MK2745-24
DVD/MPEG Clock Source
Minimum
Typical
Maximum
7
VDD+0.5
70
260
150
5.5
VDD/2
VDD/2
VDD/2 - 1
0.8
Units
V
V
°C
°C
°C
V
V
V
V
V
V
V
V
mA
mA
pF
MHz
ns
ns
%
ppm
ps
ABSOLUTE MAXIMUM RATINGS (note 1)
-0.5
0
-65
3
VDD/2 + 1
2
IOH=-25mA
IOL=25mA
IOH=-8mA
No Load, note 2
Each output
2.4
0.4
VDD-0.4
37
±100
7
27.000
0.8 to 2.0V
2.0 to 0.8V
At VDD/2
Variation from mean
1.5
1.5
60
1
DC CHARACTERISTICS (VDD = 5.0V unless noted)
AC CHARACTERISTICS (VDD = 5.0V unless noted)
40
0
200
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. With VDD=3.3V, processor clock at 60MHz, and ACLK at 12.288MHz.
External Components
The MK2745-24 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.1µF should be connected between VDD and GND (on pins 4 and 5, and pins 13 and 12),
as close to the MK2745-24 as possible. A series termination resistor of 33Ω may be used for each clock
output. If a clock input is not used, the 27.00 MHz crystal must be connected as close to the chip as
possible. The crystal should be a fundamental mode (do not use third overtone), parallel resonant, 50ppm
or better. Crystal capacitors should be connected from pins X1 to ground and X2 to ground. The value of
these capacitors is given by the following equation, where C
L
is the crystal load capacitance: Crystal caps
(pF) = (C
L
-6) x 2. So for a crystal with 16pF load capacitance, two 20pF caps should be used.
3
Revision 100898
Printed 11/16/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 2745-24 B
I C R O
C
LOC K
Package Outline and Package Dimensions
MK2745-24
DVD/MPEG Clock Source
16 pin SOIC narrow
Symbol
A
b
c
D
E
H
e
h
Q
Inches
Min
Max
0.055 0.070
0.013 0.019
0.007 0.010
0.385 0.400
0.150 0.160
0.225 0.245
.050 BSC
0.016
0.004
0.01
Millimeters
Min
Max
1.397
1.778
0.330
0.483
0.191
0.254
9.779 10.160
3.810
4.064
5.715
6.223
1.27 BSC
0.406
0.102
0.254
E
H
D
Q
e
b
c
h x 45°
A
Ordering Information
Part/Order Number
MK2745-24S
MK2745-24STR
Marking
MK2745-24S
MK2745-24S
Shipping packaging
tubes
tape and reel
Package
Temperature
16 pin narrow SOIC
0-70°C
16 pin narrow SOIC
0-70°C
Rev. 04218, version A . First publication, Preliminary.
Rev. 10088, version B. Production.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its
use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is
intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does
not authorize or warrant any ICS product for use in life support devices or critical medical instruments.
4
Revision 100898
Printed 11/16/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
