NS9210/NS9215
32-bit NET+ARM Processor Family
Cost-efficient, small footprint ARM926EJ-S processor with
integrated encryption and unique interface flexibility.
Overview
The NS9210/NS9215 processor family offers a cost-efficient,
small-footprint 32-bit ARM9 solution that combines high
performance, integrated Ethernet networking, strong security,
and unique interface flexibility. It is the ideal choice for a broad
range of applications such as security/access control, medical,
industrial/building automation, transportation and remote
monitoring.
Two independent Flexible Interface Modules (FIMs) with 300
MHz DRPIC1655X processor cores provide a growing list of
application-specific peripheral interface options. The NIST-
compliant 256-bit hardware AES accelerator combines state-
of-the-art data privacy services with superior performance,
and Digi’s patented dynamic power management addresses the
needs of today’s power budget-conscious designs.
The complete and easy-to-use development kits for NET+OS
®
are based on the field-proven ThreadX
®
Real-Time Operating
System and deliver a true and IPv6-ready turnkey embedded
development solution with the Eclipse-based Digi ESP
™
IDE.
Block Diagram
0.18µ CMOS, 265-pin BGA
Vectored
Interrupt
Controller
Bus
Arbiter
PLL CLK
Generator
ARM
ARM926EJ-S
75-150 MHz
4k I-Cache/
4k D-Cache
JTAG Test
and Debug
Real-Time
Clock
NVRAM
64 Byte
Ext.
Peripheral
Controller
NS9215
Power
Management
AES
Accelerator
10/100
Ethernet
MII MAC
75 MHz, AHB Bus
32 bit A/D
Memory
Controller
I/O Hub
10 Timers/
Counters
or 4 PWM
IRQ
GPIO
Flexible
Interface
Module
Program
Memory
Data
Memory
Boot
SPI
ADC
12b-8ch
Flexible
Interface
Module
Program
Memory
Data
Memory
Features/Benefits
Platforms and Services
•
•
•
•
•
Design Services
Accessory Kits
Support
High-performance 150 MHz ARM926EJ-S core
10/100 Mbit Ethernet MAC integration
On-chip hardware AES accelerator
Software-configurable I/O flexibility through FIMs
Power management modes with dynamic clock scaling
Rich set of integrated peripheral interfaces
Complete and royalty-free NET+OS development
platform for network-enabled embedded devices
Upgrade path to ARM9 core performance for existing
NS7520 designs through pin-compatible NS9210
•
•
NET OS
Supported Software Platforms
•
www.digi.com
GPIO
Quadrature
Decoder
UART
UART
UART
UART
I
2
C
Development Kits
Development Kit Overview
Development Kit for NET+OS®
NET+OS is a royalty-free turnkey solution for embedded software development
based on the ThreadX Real-Time Operating System (RTOS), which is one of the most
reliable and field-proven RTOS solutions available. In addition to ThreadX, NET+OS
provides a complete set of integrated building blocks needed to create product
solutions with leading network security using Digi embedded microprocessors and
modules.
For professional embedded software development, the Eclipse based Digi ESP™
Integrated Development Environment (IDE) for Microsoft Windows with graphical
user interface and a high-speed USB 2.0 hardware debugger is provided out-of-the-
box. A Green Hills MULTI IDE option is also available.
Digi professional design and support services are also part of the development
kit. The included professional design review service improves time-to-market by
minimizing the traditional design risk for prototyping and production units. In
addition, one year of premium support service covers any software development
related questions through the assistance of Digi’s technical support experts.
•
•
•
•
•
Royalty-free turn-key solution for embedded development
Built on field-proven and compact ThreadX RTOS
Fully integrated support for secure, IPv4/IPv6 networking applications
Eclipse-based Digi ESP IDE for Windows software development
Professional hardware design review included
Development Kit Contents
NS9210
Processor Module
NS9210 processor module with 150 MHz, 4 MB Flash, 8 MB SDRAM
NS9215
NS9215 processor module with 150 MHz, 4 MB Flash, 8 MB SDRAM
Development Board
Ethernet connector, 4 serial ports (1 x RS-232/422/485, 1 x RS-232, 2 x TTL), User/Application connectors,
I
2
C/SPI headers, ADC header, Screw terminal for access to 8 GPIO signals, 2 user push-buttons, 2 user LEDs, Wake-up button,
Reset button, 802.3af PoE module connector, Prototyping area, Battery backup,
9-30VDC power supply, Power switch, Mounting holes
Digi NET+OS CD:
NET+OS 7, Digi ESP IDE, BSP source code, Sample code, Green Hills MULTI support option, User documentation
CD/DVD
Documentation
Quick start guide, Digi ESP tutorial, NET+OS programmer’s guide, NET+OS API documentation,
Advanced Web Server, Hardware reference manual,
Complete design schematics and bill of material
Power Supplies and
Accessories
Other
Kit Part Numbers
External wall power supply (110/240VAC) with interchangeable outlet adapters (North America, EU, UK and Australia),
Ethernet cable, Serial cable
Digi JTAG Link USB 2.0 hardware debugger, 802.3af PoE module, Professional Hardware Design Review, 1 year of Premium Support Service
NS-9210-NET
NS-9215-NET
Please refer to the feature specs on our website for detailed information about the NET+OS software platform capabilities.
Platform
General
Processor
Speed Grades
Cache
Process
32-bit ARMv5TEJ Instruction Set
16-bit Thumb Instruction Set
MMU
DSP Instruction Extensions
ARM Jazelle® Java Accelerator
Embedded ICE-RT Debug Unit
JTAG Boundary Scan, BSDL
Power Management Modes
AES Accelerator
Key Length
Cipher Modes
Hardware Key Expander
DMA-Enabled
NIST-Compliant
FIM (Flexible Interface Module)
FIMs
Cores
Speed
Data Memory (SRAM)
Program Memory (SRAM)
Interface Options
Power Management
Dynamic Clock Scaling (patent pending)
Low-Power Sleep Modes
Configurable Wake-Up Conditions
Disabling of Unused System Modules
Memory Controller
Glue-less Interface
Self-Refresh (Sleep Mode)
Dynamic/Static Memory Chip Selects
Wait States Per Memory Chip Select
Static Memory Controller Extended Waits (EW)
Automatic Dynamic Bus Sizing
Burst Support
External DMA Channels
NS9210
ARM926EJ-S
75/150 MHz
4 KB I-cache / 4 KB D-cache
0.18µ CMOS
•
•
•
•
(Improved divide, Single cycle multiply accumulate)
•
•
•
•
NS9215
128-, 192-, 256-bit
ECB, CBC, OFB, CTR, CCM
•
•
•
1/2; Availability depending on application-specific use of
external 16-/32-bit memory bus
8-bit DRPIC1655X
Up to 300 MHz (4x bus speed)
192 Bytes
2 KB
2
SD/SDIO, UART, 1-Wire, CAN, USB device (low-speed), Other; Please contact us for custom interface implementation options.
Full, /2, /4, /8, /16 speeds, with hardware clock scale control (wake-up events)
•
External IRQ, I
2
C, SPI, UART, Ethernet
•
External IRQ, I
2
C, SPI, UART, Ethernet, RTC
•
(SDRAM, SRAM, Buffered DIMM, EEPROM, Flash)
•
Selection of 5
0-32
Up to 16,368
•
8-transfer, with automatic data width adjustment
2
•● Chip Feature
4/4
Platform
System Bus DMA
High-Speed Rotating AHB arbiter
Deterministic Bus Bandwidth Allocation
Multiple Bus Masters
External DMA
Independent DMA Channels
Transfer Modes
AES DMA Support
AHB Master
I/O Hub
Low Latency
DMA
DMA or Direct Access Mode
Direct Access Mode Only
AHB Master
External Interrupts
External Programmable Interrupts
Advanced Vectored Interrupt Controller
Two-Tier Priority
Low-Latency FIRQ
Interrupt Sources
Ethernet MAC
Data Rates
Duplex
PHY Interface
Address Filtering
FIFO
Separate Tx and Rx DMA Channels
Programmable 8-Entry Restrictive Multicast
Filtering
Access Modes
AHB Master
UART
Ports
Bit Rates
Data Format
Channel Modes
Modem Control Signals
Maskable Interrupt Conditions
FIFO
Transmit FIFO Bypass
NS9210
16 channels
•
Ethernet Tx/Rx, I/O Hub, Ext DMA, ARM core
NS9215
2
External peripherals, External memory, AHB peripherals
•
•
•
8 channels
UART, SPI, FIM
I
2
C
•
UART, SPI, ADC, FIM
I
2
C, RTC
4
•
(FIRQ/IRQ)
•
32
10 / 100 Mbit/s
Full and Half
MII
Station, Broadcast, Multicast
2 KB Rx / 256 Byes Tx
•
•
Interrupt and DMA
•
2 / 4; Availability depending on application-specific use of
external 16-/32-bit memory bus
Up to 1.8432 Mbps
4
5 to 8 data bits; Odd, Even, or No parity; 1 or 2 stop bits; MSB or LSB first
Normal, Local loopback, Remote loopback
RTS, CTS, DTR, DSR, DCD, RI
Receiver idle; Transmitter idle; Receive error conditions; Character gap timeout; Character match events;
State change detection: CTS, DSR, DCD, RI
2 KB Rx / 256 Byes Tx
•
•● Chip Feature
Platform
I
2
C v1.0
Master/Slave
Bit Rates
Address Modes
Bus Arbitration
SPI (with Boot)
Master/Slave
Bit Rates
SPI Modes
Maskable Interrupt Conditions
Boot Support
Patent Pending Serial Boot Circuit
POR
3.3V Voltage Monitoring
Early Power-Loss Comparator with Alert for
Main Power Shutdown
Auxiliary Analog Comparator
ADC
Resolution/Conversion
Multiplexed Inputs
Rail-to-Rail Input Range
12-Bit Output
External Reference
Timers/Counters/PWM
General Purpose Timers/Counters
PWM
Quadrature Decoder
Software Watchdog Timer
GPIO
Multiplexed GPIOs
Real-Time Clock
Alarm Masks and Event Detection
Calendar
Resolution
Integrated NVRAM
External Battery Backup
External Clock Source
Operating Voltage
Core
I/O Ring
5V-Tolerant GPIO and Memory Inputs
NS9210
•
100 kbit/s and 400 kbit/s modes
7-bit, 10-bit
•
NS9215
•
33 Mps (Master) / 7.5 Mpbs (Slave) max
0, 1, 2, 3
•
Serial EEPROM, High-speed ROM/flash
Automatic configuration, Internal register setup, Boot code transfer to external memory
–
–
–
•
•
2.4V trip point
–
–
–
–
–
12 bit/1 MHz
Single-ended 8:1
•
DMA/Direct
•
10 (32-bit)
Up to 4 with basic or enhanced functionality
•
IRQ, FIQ, RESET
Up to 54
Up to 108
–
–
–
–
–
–
•
1900-2999
10 ms
64 Bytes
•
•
1.8V
3.3V
•
•● Chip Feature
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
