电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74FCT16245ETPAG8

产品描述TSSOP-48, Reel
产品类别逻辑    逻辑   
文件大小245KB,共8页
制造商IDT (Integrated Device Technology)
标准
下载文档 详细参数 全文预览

74FCT16245ETPAG8在线购买

供应商 器件名称 价格 最低购买 库存  
74FCT16245ETPAG8 - - 点击查看 点击购买

74FCT16245ETPAG8概述

TSSOP-48, Reel

74FCT16245ETPAG8规格参数

参数名称属性值
Brand NameIntegrated Device Technology
是否无铅不含铅
是否Rohs认证符合
厂商名称IDT (Integrated Device Technology)
零件包装代码TSSOP
包装说明TSSOP-48
针数48
制造商包装代码PAG48
Reach Compliance Codecompliant
ECCN代码EAR99
Samacsys DescriptionTSSOP 6.1 MM 0.5MM PITCH
其他特性WITH DIRECTION CONTROL
控制类型COMMON CONTROL
计数方向BIDIRECTIONAL
系列FCT
JESD-30 代码R-PDSO-G48
JESD-609代码e3
长度12.5 mm
逻辑集成电路类型BUS TRANSCEIVER
最大I(ol)0.064 A
湿度敏感等级1
位数8
功能数量2
端口数量2
端子数量48
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装等效代码TSSOP48,.3,20
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法TAPE AND REEL
峰值回流温度(摄氏度)260
电源5 V
Prop。Delay @ Nom-Sup3.2 ns
传播延迟(tpd)3.2 ns
认证状态Not Qualified
座面最大高度1.1 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Matte Tin (Sn) - annealed
端子形式GULL WING
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
翻译N/A
宽度6.1 mm
Base Number Matches1

文档预览

下载PDF文档
IDT54/74FCT16245T/AT/CT/ET
FAST CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS 16-BIT
BIDIRECTIONAL
TRANSCEIVER
FEATURES:
0.5 MICRON CMOS Technology
High-speed, low-power CMOS replacement for ABT functions
Typical t
SK(o)
(Output Skew) < 250ps
Low input and output leakage
1µA (max.)
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
High drive outputs (–32mA I
OH
, 64mA I
OL
)
Power off disable outputs permit “live insertion”
Typical V
OLP
(Output Ground Bounce) < 1.0V at V
CC
= 5V,
T
A
= 25°C
Available in the following packages:
– Industrial: SSOP, TSSOP
– Military: CERPACK
IDT54/74FCT16245T/AT/CT/ET
DESCRIPTION:
The FCT16245T 16-bit transceiver is built using advanced dual metal CMOS
technology. These high-speed, low-power transceivers are ideal for
synchronous communication between two busses (A and B). The Direction and
Output Enable controls operate these devices as either two independent 8-bit
transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls
the direction of data flow. The output enable pin (xOE) overrides the direction
control and disables both ports. All inputs are designed with hysteresis for
improved noise margin.
The FCT16245T is ideally suited for driving high-capacitance loads and low-
impedance backplanes. The output buffers are designed with power off disable
capability to allow "live insertion" of boards when used as backplane drivers.
FUNCTIONAL BLOCK DIAGRAM
1
DIR
1
OE
1
A
1
1
B
1
1
A
2
1
B
2
1
A
3
1
B
3
1
A
4
1
B
4
1
A
5
1
B
5
1
A
6
1
B
6
1
A
7
1
B
7
1
A
8
1
B
8
2
DIR
2
OE
2
A
1
2
B
1
2
A
2
2
B
2
2
A
3
2
B
3
2
A
4
2
B
4
2
A
5
2
B
5
2
A
6
2
B
6
2
A
7
2
B
7
2
A
8
2
B
8
IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
© 2009 Integrated Device Technology, Inc.
JANUARY 2009
DSC-5456/9

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2701  1278  2783  2309  2339  26  25  15  46  4 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved