电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MN101EF30R

产品描述MN101E30R
文件大小377KB,共3页
制造商Panasonic(松下)
官网地址http://www.panasonic.co.jp/semicon/e-index.html
下载文档 选型对比 全文预览

MN101EF30R概述

MN101E30R

文档预览

下载PDF文档
MN101E30R
Type
Internal ROM type
ROM (byte)
RAM (byte)
Package (Lead-free)
Minimum Instruction
Execution Time
MN101E30R
Mask ROM
928K
6K
QFP100-P-1818B (Under development)
50
ns (at
2.2
V to
5.5
V,
20
MHz)
50
ns (at
2.2
V to
5.5
V,
20
MHz)
* at internal
2
,
3
,
4
,
5
,
6
,
8
,
10
times oscillation used
MN101EF30R
FLASH
Interrupts
6
external interrupts,
30
internal interrupts
RESET, Watchdog, External
0
to
4,
Timer
0
to
4,
Timer
6,
Timer
7
(2 systems), Timer
8
(2 systems), Timer
9
(2 systems), Time
base, Serial
0
(2 systems), Serial1 (2 systems), Serial
2
(2 systems), Serial
3
(2 systems), Serial
4,
Serial
5,
A/
conversion finish,
Automatic transfer (2 systems), Key interrupts, end of single tone, end of phrase
Timer counter
0
:
8-bit
×
1
(timer pulse output, event count, added pulse (2-bit) system PWM output, generation of remote control carrier, simple
pulse measurement, real time output control)
Timer counter
1
:
8-bit
×
1
(timer pulse output, event count,
16-bit
cascade connected (timer
0, 1)
timer synchronous output event)
Timer counter
2
:
8-bit
×
1
(timer pulse output, event count, added pulse (2-bit) system PWM output, simple pulse measurement,
24-bit
cascade
connected (timer
0, 1, 2),
timer synchronous output event, real timer output control)
Timer counter
3
:
8-bit
×
1
(timer pulse output, event count, generation of remote control carrier,
16-bit
cascade connected (timer
2, 3), 32-bit
cascade connected (timer
0, 1, 2, 3))
Timer counter
4
:
8-bit
×
1
(timer pulse output, added pulse (2-bit) system PWM output, event count, serial transfer clock, simple pulse measurement)
Timer counter
6
:
8-bit
free run timer, time base timer
Timer Counter
Timer counter
7
:
16-bit
×
1
(timer pulse output, event count, High accuracy PWM, High performance IGBT output (cycle/duty continuous variable) timer
synchronous output event, input capture (Both edge available), real timer output control), double buffer compare register
Timer counter
8
:
16-bit
×
1
(timer pulse output, event count, High accuracy PWM output (cycle/duty continuous variable) pulse width measurement,
input capture (Both edge available),
32-bit
cascade connected (Timer
7
,
8), 32-bitPWM
output, synchronous output
event), double buffer compare register
Timer counter
9
:
16-bit
×
1
(timer pulse output, event count, High accuracy PWM output (cycle/duty continuous variable), pulse width
measurement, input capture (Both edge available), real timer output control), double buffer compare register
Timer counter A :
8-bit
×
1
(event count, Serial transfer clock timer, clock for function (timer, serial, LCD))
Watchdog timer
Serial interface
Serial
0
~
3
: UART (full duplex) / synchronous
×
1
Serial
: multi master I²C / synchronous
×
1
Serial
5
: I²C slave
×
1
2
systems (External request/internal event request/software request maximum transfer cycles are
255)
DMA controller
I/O Pins
I/O
86
common use, Specified pull-up/pull-down resistor available, Input/output selectable (bit-unit)
MAD00063AEM

MN101EF30R相似产品对比

MN101EF30R MN101E30R
描述 MN101E30R MN101E30R

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2866  2650  364  2060  2594  43  46  3  40  13 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved