For Audio Equipment
MN6474A
D/A Converter for Digital Audio Equipment
Overview
The MN6474A is a CMOS digital-to-analog converter
with a built-in 16-bit digital filter for pulse code
modulation (PCM) digital audio equipment.
It uses noise shaping technology to convert a digital
signal into a PWM signal.
It contains a 4-fold oversampling digital filter that
permits simplification of the low pass filter after the D/A
converter, thus greatly reducing the power consumption
of the entire D/A conversion system.
The chip provides both regular and inverted phase
outputs for both channels.
The chip contributes to cost and size reductions for CD
players and other digital audio equipment.
Pin Assignment
LRPOL
LRCLK
BCLK
SRDATA
DV
SS3
DV
DD
384FS
PD
MDATA
MCLK
33
34
35
36
37
38
39
40
41
42
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
192FS
ZFLGB
NSUB
DV
SS2
DV
DD2
N.C.
X1
X2
DV
SS1
DV
DD1
AV
DD1
Built-in 4-fold oversampling digital filter
(ripple of only ±0.0072 dB within the supported
band and attenuation of 62.7 dB within the cutoff
band)
Internal resolution of 18 bits
Two's complement input (I
2
S input code also supported)
Built-in overflow limiter
No zero cross distortion
Sample-and-hold circuit is unnecessary
Output pin for detecting zero input
Single 5V power supply
Applications
CD players and other digital audio equipment
MLD
RSTB
IE
TP1
TP2
TEST1
TEST2
N.C.
N.C.
AV
DD4
Features
1
2
3
4
5
6
7
8
9
10
OUTR(–)
AV
SS1
AV
SS2
OUTR(+)
AV
DD2
N.C.
AV
DD3
OUTL(+)
AV
SS3
AV
SS4
OUTL(–)
(TOP VIEW)
QFP042-P-1414A
For Audio Equipment
Pin Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
Symbol
MLD
RSTB
IE
TP1
TP2
TEST1
TEST2
N.C.
N.C.
AV
DD4
OUTL(–)
AV
SS4
AV
SS3
OUTL(+)
AV
DD3
N.C.
AV
DD2
OUTR(+)
AV
SS2
AV
SS1
OUTR(–)
AV
DD1
DV
DD1
DV
SS1
X2
X1
N.C.
DV
DD2
DV
SS2
NSUB
ZFLGB
192FS
LRPOL
LRCLK
Function Description
Microcomputer command load input ("L" level to load)
Reset pin (active "L").
Always pull this pin low after applying the power.
Input format selection pin.
Digital filter test output pin 1.
Digital filter test output pin 2.
Digital filter test input pin 1.
Digital filter test input pin 2.
No connection
No connection
"H" level; I
2
S format
MN6474A
"L" level; signal processing LSI format.
Leave this pin open.
Leave this pin open.
Keep this pin at "L" level.
Keep this pin at "L" level.
Leave these pins open.
Leave these pins open.
(+5V)
Power supply pin 4 for analog circuits.
Ground pin 4 for analog circuits.
Ground pin 3 for analog circuits.
Left channel inverted phase PWM output pin.
Left channel normal phase PWM output pin.
Power supply pin 3 for analog circuits.
No connection
Leave this pin open.
(+5V)
Power supply pin 2 for analog circuits.
Ground pin 2 for analog circuits.
Ground pin 1 for analog circuits.
Right channel inverted phase PWM output pin.
Power supply pin 1 for analog circuits.
Power supply pin 1 for digital circuits.
Ground pin 1 for digital circuits.
Crystal oscillator pin.
Crystal oscillator pin. (External clock input pin)
No connection
Leave this pin open.
(+5V)
Power supply pin 2 for analog circuits.
Ground pin 2 for digital circuits.
Connect to D-V
DD
.
(Silicon substrate potential fixing pin)
Max. load capacity: 30 pF.
"H" level; selects the left channel
"L" level; the right channel.
LRCLK pin. When the LRPOL pin is at "H" level, "H" level in this pin indicates left
channel data input; "L" level indicates right channel data input. When the LRPOL pin
is at "L" level, "L" level in this pin indicates left channel data input; "H" level input
indicates right channel data input.
Output pin for detecting zero input.
192f
s
(=9.216 MHz)output pin.
LRCLK polarity selection pin.
(+5V)
(+5V) (Power supply for oscillator circuit)
(Ground for oscillator circuit)
(+5V)
Right channel through phase PWM output pin.
35
36
37
BCLK
SRDATA
DV
SS3
Serial input bit clock
Serial input data (digital) input pin.
Ground pin 3 for digital circuits.
MN6474A
Pin Descriptions (continued)
Pin No.
38
39
40
41
42
Symbol
DV
DD
384FS
PD
MDATA
MCLK
For Audio Equipment
Function Description
Power supply pin for digital circuits. (Silicon substrate potential fixing pin.) (+5V)
384f
s
(=18.432 MHz)
Power down pin.
output pin.
(active "H")
Max. load capacitance: 30 pF.
Microcomputer command data input pin.
Clock input pin for microcomputer command.
Conversion Characteristics
DV
DD
=5.0V, DV
SS
=0V, AV
DD
=5.0V, AV
SS
=0V, f=33.8688MHz, Ta=25˚C
Parameter
Analog characteristics
Signal-to-noise ratio
Dynamic range
Total harmonic distortion
Crosstalk
Output level *1
Symbol
S/N
D.R.
THD+N
Test Conditions
EIAJ (1kHz)
EIAJ (1kHz)
EIAJ (1kHz)
EIAJ (1kHz)
1kHz F.S.
min
95
90
90
1.4
typ
106
98
0.003
98
1.7
max
Unit
dB
dB
0.005
%
dB
V
rms
Note*1: These analog characteristics are for circuits equivalent to the suggested application circuit.
51单片机
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
