SPP1305
P-Channel Enhancement Mode MOSFET
DESCRIPTION
The SPP1305 is the P-Channel logic enhancement mode
power field effect transistors are produced using high cell
density , DMOS trench technology.
This high density process is especially tailored to
minimize on-state resistance.
These devices are particularly suited for low voltage
application such as cellular phone and notebook
computer power management and other battery powered
circuits where high-side switching , and low in-line
power loss are needed in a very small outline surface
mount package.
APPLICATIONS
Power Management in Note book
Portable Equipment
Battery Powered System
DC/DC Converter
Load Switch
DSC
LCD Display inverter
FEATURES
-20V/-0.95A,R
DS(ON)
= 280mΩ@V
GS
=-4.5V
-20V/-0.80A,R
DS(ON)
= 380mΩ@V
GS
=-2.5V
-20V/-0.70A,R
DS(ON)
= 530mΩ@V
GS
=-1.8V
Super high density cell design for extremely low
RDS (ON)
Exceptional on-resistance and maximum DC
current capability
SOT-323 ( SC–70 ) package design
PIN CONFIGURATION ( SOT-323 ; SC-70 )
PART MARKING
2007/10/ 01
Ver.1
Page 1
SPP1305
P-Channel Enhancement Mode MOSFET
PIN DESCRIPTION
Pin
1
2
3
Symbol
G
S
D
Description
Gate
Source
Drain
ORDERING INFORMATION
Part Number
SPP1305S32RG
※
Week Code : A ~ Z( 1 ~ 26 ) ; a ~ z( 27 ~ 52 )
※
SPP1305S32RG : Tape Reel ; Pb – Free
Package
SOT-323
Part
Marking
05YW
ABSOULTE MAXIMUM RATINGS
(T
A
=25
℃
Unless otherwise noted)
Parameter
Drain-Source Voltage
Gate –Source Voltage
Continuous Drain Current(T
J
=150
℃
)
Pulsed Drain Current
Continuous Source Current(Diode Conduction)
Power Dissipation
Operating Junction Temperature
Storage Temperature Range
Thermal Resistance-Junction to Ambient
T
A
=25℃
T
A
=70℃
T
A
=25℃
T
A
=70℃
Symbol
V
DSS
V
GSS
I
D
I
DM
I
S
P
D
T
J
T
STG
R
θJA
Typical
-20
±12
Unit
V
V
A
A
A
W
℃
℃
℃/W
-1.0
-0.7
-3
-0.28
0.33
0.21
-55/150
-55/150
105
2007/10/ 01
Ver.1
Page 2
SPP1305
P-Channel Enhancement Mode MOSFET
ELECTRICAL CHARACTERISTICS
(T
A
=25
℃
Unless otherwise noted)
Parameter
Static
Drain-Source Breakdown Voltage
Gate Threshold Voltage
Gate Leakage Current
Zero Gate Voltage Drain Current
On-State Drain Current
Drain-Source On-Resistance
Forward Transconductance
Diode Forward Voltage
Dynamic
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Turn-On Time
Turn-Off Time
Symbol
Conditions
Min.
Typ
Max.
Unit
V
(BR)DSS
V
GS
=0V,I
D
=-250uA
V
GS(th)
V
DS
=V
GS
,I
D
=-250uA
I
GSS
I
DSS
I
D(on)
R
DS(on)
gfs
V
SD
Q
g
Q
gs
Q
gd
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
V
DD
=-4V,R
L
=4Ω
I
D
≡-1.0A,V
GEN
=-4.5V
R
G
=6Ω
V
DS
=-4V,V
GS
=0V
f=1MHz
V
DS
=0V,V
GS
=±12V
V
DS
=-20V,V
GS
=0V
V
DS
=-20V,V
GS
=0V
T
J
=55℃
V
DS
≦-5V,V
GS
=-4.5V
V
GS
=-4.5V,I
D
=-0.95A
V
GS
=-2.5V,I
D
=-0.80A
V
GS
=-1.8V,I
D
=-0.70A
V
DS
=-5V,I
D
=-1.0A
I
S
=-0.5A,V
GS
=0V
-20
-0.5
-1.2
±100
-1
-5
-6
0.22
0.30
0.42
3.5
-0.8
3.0
0.6
0.5
320
55
25
10
40
18
15
16
60
25
20
0.28
0.38
0.53
-1.2
4.2
V
nA
uA
A
Ω
S
V
V
DS
=-4V,V
GS
=-4.5V
I
D
≡-1.0A
nC
pF
ns
2007/10/ 01
Ver.1
Page 3
实时操作系统RTOS
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
