OT Type
7.0 x 5.0 mm SMD LVPECL/LVDS/
HCSL Crystal Oscillator
FEATURE
- Typical 7.0 x 5.0 x 1.45 mm hermetically sealed ceramic package.
- Very low jitter performance: typical 0.3 pS RMS from 12k-20MHz.
- Fundamental/3rd overtone crystal design.
- Output frequency up to 320 MHz.
。
- Operating temperature up to 125 C
- Tri-state enable/disable
TYPICAL APPLICATION
- 10Gbit Ethernet, Fiber Channel, Storage Area Network, SONET
- Enterprise Servers, Reference clocks for ADC and DAC
- Telecom
DIMENSION (mm)
[ TOP VIEW ]
7.00±0.20
#6
#5
#4
Actual Size
RoHS Compliant
OT multiplier
PAD L AYOUT (mm)
SOLDER
[ BOTTOM VIEW ]
5.08±0.20
#4
#5
#6
5.00±0.20
3.70±0.20
5.08
1.10±0.20
#1
#2
#3
#3
#2
#1
1.40±0.20
[ SIDE VIEW ]
1.45±0.15
Pin#
1
2
3
4
5
6
Function
NC/Tri-State
Tri-State/NC
GND
Output
Comp.output
V
DD
2.00
1.80
To ensure optimal oscillator performance, place a by-pass capacitor of 0.1 F
as close to the part as possible between Vdd and GND pads.
ELECTRICAL SPECIFICATION
Parameter
Supply Voltage Variation (V
DD
)
Frequency Range
Standard Frequency
Supply Current
10 MHz Fo < 160 MHz
160 MHz Fo < 250 MHz
250 MHz Fo 320 MHz
Output High
Output Level
Output Low
Transition Time: Rise/Fall Time+
Start Time
Tri-State(Input to Pin 2 or Pin 1)
Enable (High voltage or floating)
Disable (Low voltage or GND)
RMS Phase Jitter (Integrated 12 KHz ~ 20 MHz)
Fo < 80 MHz
80 MHz Fo <125 MHz
125 MHz Fo <170 MHz
170 MHz Fo <200 MHz
200 MHz Fo
Phase Noise @ 156.25 MHz
100Hz
1 kHz
10 kHz
Aging (@ 25°C 1st year)
Storage Temp. Range
LVPECL
3.3 V
2.5
Min.
Max.
Min.
Max.
10
_
_
_
2.275
_
_
_
2.31
0.6
V
DD-5%
V
DD+5%
V
DD-5%
V
DD+5%
V
DD-5%
V
DD+5%
V
DD-5%
V
DD+5%
320
10
77.76, 106.25, 125,
_
75
_
100
_
100
_
1.475
_
1.68
_
1.0
_
10
_
0.99
1.75
Min.
LVDS
V
2.5 V
Max.
Min.
Max.
10
312.5
_
_
_
_
0.9
4.00
0.1µF
unit
V
MHz
mA
V
nSec
mSec
V
320
10
320
155.52, 156.25, 187.5, 212.5,
_
75
50
_
100
50
_
100
65
_
_
1.6
_
0.9
0.88
_
1.0
1.0
_
10
10
_
0.75
2.31
320
50
50
65
_
1.6
1.0
_
_
_
10
_
_
_
_
_
0.99
1.75
0.75
_
_
_
_
_
-100
-130
-145
1
0.5
0.3
0.5
0.3
_
_
_
_
_
-100
-130
-145
1
0.5
0.3
0.5
0.3
_
_
_
_
_
-100
-130
-145
1
0.5
0.3
0.5
0.3
_
_
_
_
_
-100
-130
-145
1
0.5
0.3
0.5
0.3
pSec
dBc/Hz
±3
125
ppm
°C
_
-55
±3
125
_
-55
±3
125
_
-55
±3
125
_
-55
Note: not all combination of options are available. Other specifications may be available upon request.
56
Specifications subject to change without notice.
www.taitien.com
sales@taitien.com.tw
Rev(26) 09/2020
Parameter
Supply Voltage Variation (V
DD
)
Frequency Range
Standard Frequency
Supply Current
25 MHz Fo 175 MHz
Output Level
Output High
Output Low
Transition Time: Rise/Fall Time+
Start Time
Tri-State(Input to Pin 2 or Pin 1)
Enable
Disable
RMS Phase Jitter (Integrated 12 kHz ~ 20 MHz)
25MHz
≦
Fo
≦
175MHz
Aging
Storage Temp. Range
V
DD-5%
25
_
0.6
_
_
_
0.7
V
DD
_
_
_
-55
Min.
3.3 V
HCSL
Max.
175
50
_
0.15
V
DD+5%
100
V
DD-5%
25
_
0.58
_
_
_
0.7
V
DD
_
_
_
-55
Min.
2.5 V
V
DD+5%
175
50
_
0.15
Max.
unit
V
MHz
mA
V
nSec
mSec
V
pSec
ppm
°C
0.5
10
_
0.5
10
_
0.3
V
DD
0.5
125
±3
0.3
V
DD
0.5
125
±3
Standard frequencies are frequencies which the crystal has been designed and does not imply a stock position.
+ Transition times are measured between 20% and 80% of V
DD
.
FREQ. STABILITY vs. TEMP. RANGE
Temp. (°C)
ppm
±25
±50
*
-10 ~ +60
-20 ~ +70
-40 ~ +125
-40 ~ +85
*
Inclusive of calibration @ 25 °C, operating temperature range, input
voltage variation, load variation, aging (1
st
year), shock, and vibration
○
: Available
△:Conditional
X: Not available
Note: not all combination of options are available. Other specifications may be available upon request.
Specifications subject to change without notice.
www.taitien.com
sales@taitien.com.tw
57
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
