UESD6V8V4X
Quad Channel Low Capacitance ESD Protection Array
UESD6V8V4A
UESD6V8V4B
UESD6V8V4C
General Description
UESD6V8V4X are surge rated diode arrays designed to protect high speed data interfaces. This series
has been specifically designed to protect sensitive components which are connected to data and
transmission lines from over-voltage caused by ESD (electrostatic discharge).
The unique design incorporates surge rated, low capacitance steering diodes and a TVS diode in a
single package. During transient conditions, the steering diodes direct the transient to either the
positive side of the power supply line or to ground. The internal TVS diode prevents over-voltage on
the power line, protecting any downstream components.
The low capacitance array configuration allows the user to protect four high-speed data or
transmission lines. The low inductance construction minimizes voltage overshoot during high current
surges. This device is optimized for ESD protection of portable electronics. They may be used to meet
the ESD immunity requirements of IEC 61000-4-2, Level 4 (± 15kV air, ± 8kV contact discharge).
SC70-6/SC88/SOT363
SC89-6/SOT563/SOT666
TSOP-6/SOT23-6
Applications
USB 2.0
USB OTG
Monitors and Flat Panel
Displays digital Visual Interface (DVI)
High-Definition Multimedia Interface (HDMI)
SIM Ports IEEE 1394 Firewire Ports
Features
Transient protection for high-speed data lines to
IEC 61000-4-2 (ESD) ± 15kV (air), ± 8kV (contact)
Array of surge rated diodes with internal TVS Diode
Protects up to four I/O lines & power line
Low capacitance for high-speed interfaces
Low leakage current and clamping voltage
Low operating voltage: 5.0V
Solid-state silicon-avalanche technology
Pin Configurations
Top View
M: Monthly Code
UESD6V8V4A
SC70-6/SC88/SOT363
M: Monthly Code
UESD6V8V4B
SC89-6/SOT563/SOT666
XX: Weekly Code
UESD6V8V4C
TSOP-6/SOT23-6
___________________________________________________________________________
http://www.union-ic.com Rev.02 Jun.2011
1/8
UESD6V8V4X
Ordering Information
Part Number
UESD6V8V4A
UESD6V8V4B
UESD6V8V4C
Working
Voltage
5.0V
Packaging Type
SC70-6/ SC88/ SOT363
SC89-6/SOT563/SOT666
TSOP-6/SOT23-6
Channel
4
Marking
Code
UAF
UBF
UCE
Shipping Qty
3000 /7
Inch Tape &
Reel
Absolute Maximum Ratings
Peak Pulse Power (tp = 8/20µS)
Peak Pulse Current (tp = 8/20µS )
ESD per IEC 61000-4-2 (Air)
ESD per IEC 61000-4-2 (Contact)
Operating Temperature
Storage Temperature
P
pk
I
PP
V
ESD
T
J
T
STG
150
6
15
8
-55 to +125
-55 to +150
Watts
A
kV
°C
°C
Electrical Characteristics
PARAMETER
Reverse Stand-Off
Voltage
Reverse Breakdown
Voltage
Reverse Leakage
Current
Clamping Voltage
Clamping Voltage
SYMBOL
V
RWM
V
BR
I
R
V
C
V
C
It = 1mA Pin 5 to 2
V
RWM
= 5V, T=25°C
Pin 5 to 2
I
PP
= 1A, 8/20µS
Any pin to pin 2
I
PP
= 6A, 8/20µS
Any pin to pin 2
V
R
= 0V, f = 1MHz
Any I/O pin to pin 2
V
R
= 0V, f = 1MHz
Between I/O pins
6.0
2
15
25
5
3
TEST CONDITIONS
MIN TYP MAX UNIT
5.0
V
V
µA
V
V
pF
pF
Junction Capacitance
C
j
Note 1: I/O pins are pin 1, 3, 4, and 6
___________________________________________________________________________
http://www.union-ic.com Rev.02 Jun.2011
2/8
UESD6V8V4X
Typical Operating Characteristics
Forward Voltage vs. Forward Current
8
Forward Voltage
–
V
F
(V)
Clamping Voltage
–
Vc (V)
Clamping Voltage vs. Peak Pulse Current
28
Waveform
Parameters:
tr=8μs
td=20μs
6
Waveform
Parameters:
tr=8μs
td=20μs
24
20
16
12
Pin 1, 3, 4, 6 to Pin 2
4
2
Pin 5 to Pin 2
0
0
1
2
3
4
5
6
8
0
1
2
3
4
5
6
Peak Pulse Current
–
Ipp (A)
Forward Current
–
I
F
(A)
Power Derating Curve
110
100
90
% of Rated Power or Ipp
Pulse Waveform
110
100
90
80
Percent of Ipp
Waveform
Parameters:
tr=8μs
td=20μs
80
70
60
50
40
30
20
10
0
0
25
50
75
100
125
150
Ambient Temperature - T
A
(
℃
)
70
60
50
40
30
20
10
0
0
5
10
15
Time (µs)
td=I
PP
/2
e
-t
20
25
30
Non-Repetitive Peak Pulse Power vs. Pulse Time
10
Peak Pulse Power
–
P
PK
(kW)
Junction Capacitance vs. Reverse Voltage
6.0
f=1MHz
5.5
Capacitance
–
C
j
(pF)
1
5.0
4.5
4.0
3.5
3.0
Any I/O Pin to Pin2
0.1
0.01
0.1
1
10
Pulse Duration
–
t
p
(µs)
100
1000
0
1
2
3
4
5
Reverse Voltage
–
V
R
(V)
___________________________________________________________________________
http://www.union-ic.com Rev.02 Jun.2011
3/8
UESD6V8V4X
Applications Information
Device Connection Options for Protection of Four High-Speed Data Lines
This device is designed to protect data lines by clamping them to a fixed reference. When the voltage
on the protected line exceeds the reference voltage the steering diodes are forward biased, conducting
the transient current away from the sensitive circuitry. Data lines are connected at pins 1, 3, 4 and 6.
Pin 2 should be connected directly to a ground plane. The path length is kept as short as possible to
minimize parasitic inductance. The positive reference is connected at pin 5. The options for
connecting the positive reference are as follows:
1. To protect data lines and the power line, connect pin 5 directly to the positive supply rail (VCC). In
this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents
over-voltage on the supply rail.
2. In applications where the supply rail does not exit the system, the internal TVS may be used as the
reference. In this case, pin 5 is not connected. The steering diodes will begin to conduct when the
voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).
3. In applications where complete supply isolation is desired, the internal TVS is again used as the
reference and
VCC is connected to one of the I/O inputs. An example of this configuration is the protection of a
SIM port. The
Clock, Reset, I/O, and VCC lines are connected at pins 1, 3, 4, and 6. Pin 2 is connected to ground
and pin 5 is not connected.
Matte Tin Lead Finish
Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin
finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small
compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile
will be determined by the requirements of the solder paste. Therefore, these devices are compatible
with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions,
matte tin does not have any added alloys that can cause degradation of the solder joint.
___________________________________________________________________________
http://www.union-ic.com Rev.02 Jun.2011
4/8
UESD6V8V4X
Package Information
UESD6V8V4A
SC70-6/SC88/SOT363
Symbol
A
A1
A2
b
c
D
E
E1
e
e1
L
L1
θ
Land Pattern
DIMENSIONS
MILLIMETERS
INCHES
Max
Min
Min
Max
1.100
0.035 0.043
0.900
0.100
0.000 0.004
0.000
1.000
0.035 0.039
0.900
0.350
0.006 0.014
0.150
0.150
0.003 0.006
0.080
2.200
0.079 0.087
2.000
1.350
0.045 0.053
1.150
2.450
0.085 0.096
2.150
0.650REF
0.026REF
1.400
0.047 0.055
1.200
0.525REF
0.021REF
0.460
0.010 0.018
0.260
0°
8°
0°
8°
Tape and Reel Specification
___________________________________________________________________________
http://www.union-ic.com Rev.02 Jun.2011
5/8
工业自动化与控制
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
