NT512D64S8HAKWM
512MB : 64M x 64
PC2100 / PC1600 Unbuffered DDR SO-DIMM
200pin Two Bank Unbuffered DDR SO-DIMM
Features
• 64Mx64 Double Unbuffered DDR SO-DIMM based on 32Mx8
DDR SDRAM.
• Performance:
PC1600
Speed Sort
DIMM
CAS
Latency
f
CK
Clock Frequency
t
CK
Clock Cycle
f
DQ
DQ Burst Frequency
- 8B
2
100
10
200
PC2100
- 75B
2.5
133
7.5
266
- 7K
2
133
7.5
266
MHz
ns
MHz
Unit
• DRAM DLL aligns DQ and DQS transitions with clock
transitions.
• Address and control signals are fully synchronous to positive
clock edge
• Programmable Operation:
- DIMM
CAS
Latency: 2, 2.5
- Burst Type: Sequential or Interleave
- Burst Length: 2, 4, 8
- Operation: Burst Read and Write
• Auto-Refresh (CBR) and Self-Refresh Modes
• Automatic and controlled precharge commands
• 13/10/2 Addressing (row/column/bank)
• 7.8
µs
Max. Average Periodic Refresh Interval
• Serial Presence Detect
• Gold contacts
• SDRAMs in 60-ball CSP Package
• Intended for 100 MHz and 133 MHz applications
• Inputs and outputs are SSTL-2 compatible
• V
DD
= 2.5Volt ± 0.2, V
DDQ
= 2.5Volt ± 0.2
• SDRAMs have 4 internal banks for concurrent operation
• Module has two physical banks
• Differential clock inputs
• Data is read or written on both clock edges
Description
NT512D64S8HAKWM is an unbuffered 200-Pin Double Data Rate (DDR) SDRAM Small-Outline memory module (SODIMM), organized
as a two-bank high-speed memory array. The 64Mx64 module is a dual-bank DIMM that uses sixteen 32Mx8 DDR
SDRAMs in 60-ball CSP packages. The SODIMM achieves high-speed data transfer rates of up to 266MHz. The SODIMM is intended for
use in applications operating from 100 MHz to 133 MHz clock speeds with data rates of 200 to 266 MHz.
Prior to any access operation, the device
CAS
latency and burst type/ length/operation type must be programmed into the DIMM by
address inputs A0-A12 and I/O inputs BA0 and BA1 using the mode register set cycle.
The SODIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial
PD data are programmed and locked during module assembly. The last 128 bytes are available to the customer.
All NANYA 200pin DDR SODIMMs provide a high-performance, flexible 8-byte interface in a 2.66” long space-saving footprint.
Ordering Information
Part Number
NT512D64S8HAKWM-7K
Speed
143MHz (7ns @ CL = 2.5)
133MHz (7.5ns @ CL= 2)
133MHz (7.5ns @ CL= 2.5)
100MHz (10ns @ CL = 2)
125MHz (8ns @ CL = 2.5)
100MHz (10ns @ CL = 2)
PC2100
Organization
Leads
Power
NT512D64S8HAKWM-75B
PC2100
64Mx64
Gold
2.5V
NT512D64S8HAKWM-8B
PC1600
REV 1.1
08/2002
1
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
© NANYA TECHNOLOGY CORP.
NT512D64S8HAKWM
512MB : 64M x 64
PC2100 / PC1600 Unbuffered DDR SO-DIMM
Pin Description
CK0, CK1, CK2,
CK0, CK1, CK2
CKE0, CKE1
RAS
CAS
WE
S0, S1
A0-A9, A11, A12
A10/AP
BA0, BA1
V
REF
V
DDID
Differential Clock Inputs.
Clock Enable
Row Address Strobe
Column Address Strobe
Write Enable
Chip Selects
Address Inputs
Address Input/Autoprecharge
SDRAM Bank Address Inputs
Ref. Voltage for SSTL_2 inputs
V
DD
Identification flag.
DQ0-DQ63
DQS0-DQS7,
DQS9-DQS16
V
DD
V
DDQ
V
SS
NC
SCL
SDA
SA0-2
V
DDSPD
Data input/output
Bidirectional data strobes
Power (2.5V)
Supply voltage for DQs (2.5V)
Ground
No Connect
Serial Presence Detect Clock Input
Serial Presence Detect Data input/output
Serial Presence Detect Address Inputs
Serial EEPROM positive power supply (2.5V)
Pinout
Pin
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
Front
V
REF
V
SS
DQ0
DQ1
V
DD
DQS0
DQ2
V
SS
DQ3
DQ8
V
DD
DQ9
DQS1
V
SS
DQ10
DQ11
V
DD
CK0
CK0
V
SS
DQ16
DQ17
V
DD
DQS2
DQ18
Pin
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
Back
V
REF
V
SS
DQ4
DQ5
V
DD
DM0
DQ6
V
SS
DQ7
DQ12
V
DD
DQ13
DM1
V
SS
DQ14
DQ15
V
DD
V
DD
V
SS
V
SS
DQ20
DQ21
V
DD
DM2
DQ22
Pin
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
Front
V
SS
DQ19
DQ24
V
DD
DQ25
DQS3
V
SS
DQ26
DQ27
V
DD
NC
NC
V
SS
NC
NC
V
DD
NC
DU
V
SS
CK2
CK2
V
DD
CKE1
DU
A12
Pin
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
Back
V
SS
DQ23
DQ28
V
DD
DQ29
DM3
V
SS
DQ30
DQ31
V
DD
NC
NC
V
SS
NC
NC
V
DD
NC
DU
V
SS
V
SS
V
DD
V
DD
CKE0
DU
A11
Pin
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
Front
A9
V
SS
A7
A5
A3
A1
V
DD
A10/AP
BA0
WE
S0
DU
V
SS
DQ32
DQ33
V
DD
DQS4
DQ34
V
SS
DQ35
DQ40
V
DD
DQ41
DQS5
V
SS
Pin
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
Back
A8
V
SS
A6
A4
A2
A0
V
DD
BA1
RAS
CAS
S1
DU
V
SS
DQ36
DQ37
V
DD
DM4
DQ38
V
SS
DQ39
DQ44
V
DD
DQ45
DM5
V
SS
Pin
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
Front
DQ42
DQ43
V
DD
V
DD
V
SS
V
SS
DQ48
DQ49
V
DD
DQS6
DQ50
V
SS
DQ51
DQ56
V
DD
DQ57
DQS7
V
SS
DQ58
DQ59
V
DD
SDA
SCL
V
DDSPD
V
DDID
Pin
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
Back
DQ46
DQ47
V
DD
CK1
CK1
V
SS
DQ52
DQ53
V
DD
DM6
DQ54
V
SS
DQ55
DQ60
V
DD
DQ61
DM7
V
SS
DQ62
DQ63
V
DD
SA0
SA1
SA2
DU
Note: All pin assignments are consistent for all 8-byte unbuffered versions.
REV 1.1
08/2002
2
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
© NANYA TECHNOLOGY CORP.
NT512D64S8HAKWM
512MB : 64M x 64
PC2100 / PC1600 Unbuffered DDR SO-DIMM
Input/Output Functional Description
Symbol
CK0, CK1, CK2
Type
(SSTL)
Polarity
Positive
Edge
Function
The positive line of the differential pair of system clock inputs which drives the input to the
on-DIMM PLL. All the DDR SDRAM address and control inputs are sampled on the rising
edge of their associated clocks.
on-DIMM PLL.
Activates the SDRAM CK signal when high and deactivates the CK signal when low. By
deactivating the clocks, CKE low initiates the Power Down mode, or the Self-Refresh
mode.
Enables the associated SDRAM command decoder when low and disables the command
decoder when high. When the command decoder is disabled, new commands are ignored
but previous operations continue.
When sampled at the positive rising edge of the clock,
RAS, CAS, WE
define the operation
to be executed by the SDRAM.
Reference voltage for SSTL-2 inputs
Isolated power supply for the DDR SDRAM output buffers to provide improved noise
immunity
-
Selects which SDRAM bank is to be active.
During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12)
when sampled at the rising clock edge.
During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9)
A0 - A9
A10/AP
A11, A12
when sampled at the rising clock edge. In addition to the column address, AP is used to
(SSTL)
-
invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If AP is high,
autoprecharge is selected and BA0/BA1 define the bank to be precharged. If AP is low,
autoprecharge is disabled.
During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control
which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the
state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 - DQ63,
DQS0 - DQS7,
DQS9 - DQS16
V
DD,
V
SS
SA0 – SA2
SDA
SCL
V
DDSPD
Supply
(SSTL)
(SSTL)
Supply
-
-
-
-
Active
High
Data and Check Bit input/output pins operate in the same manner as on conventional
DRAMs.
Data strobes: Output with read data, input with write data. Edge aligned with read data,
centered on write data. Used to capture write data.
Power and ground for the DDR SDRAM input buffers and core logic
Address inputs. Connected to either V
DD
or V
SS
on the system board to configure the
Serial Presence Detect EEPROM address.
This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor
must be connected from the SDA bus line to V
DD
to act as a pullup.
This signal is used to clock data into and out of the SPD EEPROM. A resistor may be
connected from the SCL bus time to V
DD
to act as a pullup.
Serial EEPROM positive power supply.
CK0, CK1, CK2
CKE0, CKE1
(SSTL)
(SSTL)
Negative The negative line of the differential pair of system clock inputs which drives the input to the
Edge
Active
High
Active
Low
Active
Low
S0, S1
(SSTL)
RAS, CAS, WE
V
REF
V
DDQ
BA0, BA1
(SSTL)
Supply
Supply
(SSTL)
REV 1.1
08/2002
3
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
© NANYA TECHNOLOGY CORP.
NT512D64S8HAKWM
512MB : 64M x 64
PC2100 / PC1600 Unbuffered DDR SO-DIMM
Functional Block Diagram
(2 Bank, 32Mx8 DDR SDRAMs)
S1
S0
DQS0
DM0
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQS1
DM1
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQS2
DM2
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQS3
DM3
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQS7
DM7
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQS6
DM6
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQS5
DM5
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DQS4
DM4
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS
DQS
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
D0
D8
D4
D12
D1
D9
D5
D13
D2
D10
D6
D14
D3
D11
D7
D15
BA0-BA1
A0-A12
RAS
CAS
CKE0
CKE1
WE
Notes :
1.
2.
3.
4.
BA0-BA1 : SDRAMs D0-D15
A0-A12 : SDRAMs D0-D15
RAS
: SDRAMs D0-D15
CAS
: SDRAMs D0-D15
CKE : SDRAMs D0-D7
CKE : SDRAMs D8-D15
WE
: SDRAMs D0-D15
V
DDSPD
V
DD
/V
DDQ
VR
EF
V
SS
V
DDID
Serial PD
SCL
WP
A0
SA0
A1
SA1
SPD
D0-D15
D0-D15
D0-D15
Strap: see Note 4
A2
SA2
SDA
DQ-to-I/O wring may be changed within a byte.
DQ/DQS/DM/CKE/S relationships are maintained as shown.
DQ/DQS/DM/DQS resistors are 22 Ohms.
V
DDID
strap connections (for memory device V
DD
, V
DDQ
):
STRAP OUT (OPEN): V
DD
= V
DDQ
STRAP IN (V
SS
): V
DD
is not equal to V
DDQ
.
CK
CK
PLL
DDR SDRAM: D0, D1, D8, D9
DDR SDRAM: D2, D3, D10, D11
DDR SDRAM: D4, D5, D12, D13
DDR SDRAM: D6, D7, D14, D15
REV 1.1
08/2002
4
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
© NANYA TECHNOLOGY CORP.
NT512D64S8HAKWM
512MB : 64M x 64
PC2100 / PC1600 Unbuffered DDR SO-DIMM
Serial Presence Detect --
Part 1 of 2
SPD Entry Value
Byte
Description
Number of Serial PD Bytes Written during
Production
Total Number of Bytes in Serial PD device
Fundamental Memory Type
Number of Row Addresses on Assembly
Number of Column Addresses on Assembly
Number of DIMM Bank
Data Width of Assembly
Data Width of Assembly (cont’)
Voltage Interface Level of this Assembly
DDR SDRAM Device Cycle Time at CL=2.5
DDR SDRAM Device Access Time from
Clock at CL=2.5
DIMM Configuration Type
Refresh Rate/Type
Primary DDR SDRAM Width
Error Checking DDR SDRAM Device Width
DDR SDRAM Device Attr: Min CLk Delay,
Random Col Access
DDR SDRAM Device Attributes:
Burst Length Supported
DDR SDRAM Device Attributes: Number of
Device Banks
DDR SDRAM Device Attributes: CAS
Latencies Supported
DDR SDRAM Device Attributes: CS Latency
DDR SDRAM Device Attributes: WE Latency
DDR SDRAM Device Attributes:
DDR SDRAM Device Attributes: General
Minimum Clock Cycle at CL=2
Maximum Data Access Time from Clock at
CL=2
Minimum Clock Cycle Time at CL=1
Maximum Data Access Time from Clock at
CL=1
Minimum Row Precharge Time (t
RP
)
Minimum Row Active to Row Active delay
(t
RRD
)
Minimum RAS to CAS delay (t
RCD
)
Minimum RAS Pulse Width (t
RAS
)
Module Bank Density
Address and Command Setup Time Before
Clock
Address and Command Hold Time After
Clock
Data Input Setup Time Before Clock
Data Input Hold Time After Clock
Reserved
SPD Revision
Checksum Data
Initial
0.9ns
0.9ns
0.5ns
0.5ns
20ns
15ns
20ns
45ns
7.5ns
0.75ns
2/2.5
7ns
0.75ns
SSTL 2.5V
7.5ns
0.75ns
Non-Parity
SR/1x(7.8us)
X8
N/A
1 Clock
2,4,8
4
2/2.5
0
1
Differential Clock
+/-0.2V Voltage Tolerance
10ns
0.75ns
N/A
N/A
20ns
15ns
20ns
45ns
256MB
0.9ns
0.9ns
0.5ns
0.5ns
Undefined
Initial
Initial
00
90
1.1ns
1.1ns
0.6ns
0.6ns
90
90
50
50
20ns
15ns
20ns
50ns
50
3C
50
2D
10ns
0.8ns
75
75
2/2.5
0C
8ns
0.8ns
70
75
DDR266A DDR266B
-7K
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36-61
62
63
-75B
128
256
SDRAM DDR
13
10
2
X64
DDR200
-8B
Serial PD Data Entry (Hexadecimal) Note
DDR266A DDR266B
-7K
-75B
80
08
07
0D
0A
02
40
00
04
75
75
00
82
08
00
01
0E
04
0C
01
02
20
00
A0
75
00
00
50
3C
50
2D
40
90
90
50
50
00
00
C0
00
46
B0
B0
60
60
50
3C
50
32
A0
80
0C
80
80
DDR200
-8B
REV 1.1
08/2002
5
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
© NANYA TECHNOLOGY CORP.
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
