电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VR7EU287258FBB

产品描述DDR DRAM Module, 128MX72, 0.3ns, CMOS, ROHS COMPLIANT, DIMM-240
产品类别存储    存储   
文件大小275KB,共24页
制造商光颉(Viking)
官网地址http://www.viking.com.tw/
标准  
光颉科技于1997年10月成立于新竹科学园区,是中国台湾第一家结合薄膜/厚膜的制程技术与高频被动组件/模块设计开发能力的专业厂商,拥有优越的技术研发团队,致力于薄膜的制程技术研发与高频组件/模块整合的设计开发,提供符合系统产品高频化与小型化需求的整合型被动组件与高频模块等关键零组件,成功整合了电阻/电容/电感/二极管等等被动组件(Integrated Passive Devices, IPDs), 可被广泛应用在移动式个人电子产品的静电防制及电磁滤波(ESD & EMI Filter)等等。
下载文档 详细参数 全文预览

VR7EU287258FBB概述

DDR DRAM Module, 128MX72, 0.3ns, CMOS, ROHS COMPLIANT, DIMM-240

VR7EU287258FBB规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称光颉(Viking)
零件包装代码DIMM
包装说明DIMM,
针数240
Reach Compliance Codeunknown
ECCN代码EAR99
访问模式SINGLE BANK PAGE BURST
最长访问时间0.3 ns
其他特性AUTO/SELF REFRESH; SEATED HGT-NOM; WD-MAX
JESD-30 代码R-XDMA-N240
长度133.35 mm
内存密度9663676416 bit
内存集成电路类型DDR DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量240
字数134217728 words
字数代码128000000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度
组织128MX72
封装主体材料UNSPECIFIED
封装代码DIMM
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度)NOT SPECIFIED
座面最大高度29.972 mm
自我刷新YES
最大供电电压 (Vsup)1.575 V
最小供电电压 (Vsup)1.425 V
标称供电电压 (Vsup)1.5 V
表面贴装NO
技术CMOS
温度等级OTHER
端子形式NO LEAD
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度3.81 mm

VR7EU287258FBB文档预览

DDR3
UNBUFFERED DIMM
VR7EUxxxx58xxx
Module Configuration Non-ECC
Viking Part Number
VR7EU286458FBZ
VR7EU286458FBA
VR7EU286458FBB
VR7EU286458FBC
VR7EU286458FBD
VR7EU286458FBE
VR7EU566458GBZ
VR7EU566458GBA
VR7EU566458GBB
VR7EU566458GBC
VR7EU566458GBD
VR7EU566458GBE
VR7EU566458FBZ
VR7EU566458FBA
VR7EU566458FBB
VR7EU566458FBC
VR7EU566458FBD
VR7EU566458FBE
VR7EU126458GBZ
VR7EU126458GBA
VR7EU126458GBB
VR7EU126458GBC
VR7EU126458GBD
VR7EU126458GBE
Capacity
1GB
1GB
1GB
1GB
1GB
1GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
4GB
4GB
4GB
4GB
4GB
4GB
Module
Configuration
128Mx64
128Mx64
128Mx64
128Mx64
128Mx64
128Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
256Mx64
512Mx64
512Mx64
512Mx64
512Mx64
512Mx64
512Mx64
Device
Configuration
128Mx8 (8)
128Mx8 (8)
128Mx8 (8)
128Mx8 (8)
128Mx8 (8)
128Mx8 (8)
256Mx8 (8)
256Mx8 (8)
256Mx8 (8)
256Mx8 (8)
256Mx8 (8)
256Mx8 (8)
128Mx8 (16)
128Mx8 (16)
128Mx8 (16)
128Mx8 (16)
128Mx8 (16)
128Mx8 (16)
256Mx8 (16)
256Mx8 (16)
256Mx8 (16)
256Mx8 (16)
256Mx8 (16)
256Mx8 (16)
Device Package
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
Module
Ranks
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
Performance
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
CAS Latency
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
Viking Modular Solutions♦20091 Ellipse♦Foothill Ranch, CA 92610
Tel (800) 338-2361 Fax (949) 666-8159♦Website: http://www.vikingmodular.com
This Data Sheet is subject to change without notice.
Doc. # PS7EUxxxx58xxx Revision A4 Created By: Brian Ouellette
Page 1 of 24
DDR3
UNBUFFERED DIMM
VR7EUxxxx58xxx
Module Configuration ECC
Viking Part Number
VR7EU287258FBZ
VR7EU287258FBA
VR7EU287258FBB
VR7EU287258FBC
VR7EU287258FBD
VR7EU287258FBE
VR7EU567258GBZ
VR7EU567258GBA
VR7EU567258GBB
VR7EU567258GBC
VR7EU567258GBD
VR7EU567258GBE
VR7EU567258FBZ
VR7EU567258FBA
VR7EU567258FBB
VR7EU567258FBC
VR7EU567258FBD
VR7EU567258FBE
VR7EU127258GBZ
VR7EU127258GBA
VR7EU127258GBB
VR7EU127258GBC
VR7EU127258GBD
VR7EU127258GBE
Capacity
1GB
1GB
1GB
1GB
1GB
1GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
2GB
4GB
4GB
4GB
4GB
4GB
4GB
Module
Configuration
128Mx72
128Mx72
128Mx72
128Mx72
128Mx72
128Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
256Mx72
512Mx72
512Mx72
512Mx72
512Mx72
512Mx72
512Mx72
Device
Configuration
128Mx8 (9)
128Mx8 (9)
128Mx8 (9)
128Mx8 (9)
128Mx8 (9)
128Mx8 (9)
256Mx8 (9)
256Mx8 (9)
256Mx8 (9)
256Mx8 (9)
256Mx8 (9)
256Mx8 (9)
128Mx8 (18)
128Mx8 (18)
128Mx8 (18)
128Mx8 (18)
128Mx8 (18)
128Mx8 (18)
256Mx8 (18)
256Mx8 (18)
256Mx8 (18)
256Mx8 (18)
256Mx8 (18)
256Mx8 (18)
Device Package
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
TFBGA
Module
Ranks
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
Performance
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
PC3-6400
PC3-8500
PC3-8500
PC3-10600
PC3-10600
PC3-10600
CAS Latency
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
CL6 (6-6-6)
CL7 (7-7-7)
CL8 (8-8-8)
CL8 (8-8-8)
CL9 (9-9-9)
CL10 (10-10-10)
Features
JEDEC standard 1.5V ± 0.075V Power Supply
o
VDD = 1.5V ±0.075V
o
VDDSPD = +3.0V to +3.6V
240-pin Dual-In-Line Memory Module.
8 Internal Banks.
Programmable CAS Latency: 6, 7, 8, 9, 10
Programmable CAS Write Latency (CWL).
Programmable Additive Latency (Posted CAS).
Fixed burst chop (BC) of 4 and burst length (BL) of 8 via
the mode register set (MRS)
Selectable BC4 or BL8 on-the-fly (OTF)
On-Die-Termination (ODT) and Dynamic ODT for improved
signal integrity.
Refresh. Self Refresh and Power Down Modes.
Serial Presence Detect with EEPROM.
On-DIMM Thermal Sensor.
RoHS Compliant* (see last page)
Nomenclature
Module Standard
PC3-6400
PC3 -8500
PC3-10600
PC3-12800
SDRAM Standard
DDR3-800
DDR3-1066
DDR3-1333
DDR3-1600
Clock
400MHz
533MHz
667MHz
800MHz
Viking Modular Solutions♦20091 Ellipse♦Foothill Ranch, CA 92610
Tel (800) 338-2361 Fax (949) 666-8159♦Website: http://www.vikingmodular.com
This Data Sheet is subject to change without notice.
Doc. # PS7EUxxxx58xxx Revision A4 Created By: Brian Ouellette
Page 2 of 24
DDR3
UNBUFFERED DIMM
VR7EUxxxx58xxx
PIN CONFIGURATIONS
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Front
Pin
Side
VREFDQ 121
VSS
DQ0
DQ1
VSS
DQS0#
DQS0
VSS
DQ2
DQ3
VSS
DQ8
DQ9
VSS
DQS1#
DQS1
VSS
DQ10
DQ11
VSS
DQ16
DQ17
VSS
DQS2#
DQS2
VSS
DQ18
DQ19
VSS
DQ24
122
123
124
Back
Side
VSS
DQ4
DQ5
Pin
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Front
Side
DQ25
VSS
DQS3#
DQS3
VSS
DQ26
DQ27
VSS
†CB0
†CB1
VSS
DQS8#
DQS8
VSS
†CB2
†CB3
VSS
VTT
Pin
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
KEY
169
170
171
172
173
174
175
176
177
178
179
180
Back
Side
VSS
DM3,
DQS12,
TDQS12
DQS12#,
TDQS12#
VSS
DQ30
DQ31
VSS
†CB4
†CB5
VSS
†DM8,
DQS17,
TDQS17
DQS17#,
TDQS17#
VSS
†CB6
†CB7
VSS
NC(TEST)
RESET#
Pin
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
Front
Side
A2
VDD
*CK1
*CK1#
VDD
VDD
VREFCA
NC
VDD
A10 / AP
BA0
VDD
WE#
CAS#
VDD
*S1#
*ODT1
VDD
NC
VSS
DQ32
DQ33
VSS
DQS4#
DQS4
VSS
DQ34
DQ35
VSS
DQ40
Pin
181
182
183
184
185
186
Back
Side
A1
VDD
VDD
CK0
CK0#
VDD
Pin
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
Front
Side
DQ41
VSS
DQS5#
DQS5
VSS
DQ42
DQ43
VSS
DQ48
DQ49
VSS
DQS6#
DQS6
VSS
DQ50
DQ51
VSS
DQ56
DQ57
VSS
DQS7#
DQS7
VSS
DQ58
DQ59
VSS
SA0
SCL
SA2
VTT
Pin
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
Back
Side
VSS
DM5,
DQS14,
TDQS14
DQS14#,
TDQS14#
VSS
DQ46
DQ47
VSS
DQ52
DQ53
VSS
DM6,
DQS15,
TDQS15
DQS15#,
TDQS15#
VSS
DQ54
DQ55
VSS
DQ60
DQ61
VSS
DM7,
DQS16,
TDQS16
DQS16#,
TDQS16#
VSS
DQ62
DQ63
VSS
VDDSPD
SA1
SDA
VSS
VTT
VSS
DM0, DQS9,
125
TDQS9
126 DQS9#, TDQS9#
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
VSS
DQ6
DQ7
VSS
DQ12
DQ13
VSS
DM1, DQS10,
TDQS10
DQS10#,
TDQS10#
VSS
DQ14
DQ15
VSS
DQ20
DQ21
VSS
DM2, DQS11,
TDQS11
DQS11#,
TDQS11#
VSS
DQ22
DQ23
VSS
DQ28
DQ29
187 EVENT#
188
A0
189
VDD
190
BA1
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
VDD
RAS#
S0#
VDD
ODT0
A13
VDD
NC
VSS
DQ36
DQ37
VSS
DM4,
DQS13,
TDQS13
DQS13#,
TDQS13#
VSS
DQ38
DQ39
VSS
DQ44
DQ45
49
50
51
52
53
54
55
56
57
58
59
60
VTT
CKE0
VDD
BA2
NC
VDD
A11
A7
VDD
A5
A4
VDD
*CKE1
VDD
A15
A14
VDD
A12 / BC#
A9
VDD
A8
A6
VDD
A3
*Used on dual rank modules
† Used on ECC modules, NC on x64 configurations
Viking Modular Solutions♦20091 Ellipse♦Foothill Ranch, CA 92610
Tel (800) 338-2361 Fax (949) 666-8159♦Website: http://www.vikingmodular.com
This Data Sheet is subject to change without notice.
Doc. # PS7EUxxxx58xxx Revision A4 Created By: Brian Ouellette
Page 3 of 24
DDR3
UNBUFFERED DIMM
VR7EUxxxx58xxx
PIN FUNCTION DESCRIPTION
SYMBOL
CK0, CK1
#CK0, #CK1
CKE[1:0]
TYPE
IN
IN
IN
POLARITY
Positive Edge
Negative Edge
Active High
DESCRIPTION
Positive line of the differential pair of system clock inputs.
Negative line of the differential pair of system clock inputs.
CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input
buffers and output drivers of the SDRAMs. Taking CKE LOW provides PRECHARGE
POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER
DOWN (row ACTIVE in any bank)
Enables the associated SDRAM command decoder when low and disables decoder when
high. When decoder is disabled, new commands are ignored and previous operations
continue. These input signals also disable all outputs (except CKE and ODT) of the
register(s) on the DIMM when both inputs are high. When both S[1:0] are high, all register
outputs (except CKE, ODT and Chip select) remain in the previous state. For modules
supporting 4 ranks, S[3:2] operate similarly to S[1:0] for a second set of register outputs.
On-Die Termination control signals
When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the
operation to be executed by the SDRAM.
Reference voltage for DQ0-DQ63 and CB0-CB7.
Reference voltage for A0-A15, BA0-BA2, RAS#, CAS#, WE#, S0#, S1#, CKE0, CKE1,
Par_In, ODT0 and ODT1.
Selects which SDRAM bank of eight is activated. BA0 - BA2 define to which bank an
Active, Read, Write or Precharge command is being applied. Bank address also
determines mode register is to be accessed during an MRS cycle.
Provided the row address for Active commands and the column address
and Auto Precharge bit for Read/Write commands to select one location out of the
memory array in the respective bank. A10 is sampled during a Precharge command to
determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10
HIGH). If only one bank is to be precharged, the bank is selected by BA. A12 is also
utilized for BL 4/8 identification for ‘’BL on the fly’’ during CAS# command. The address
inputs also provide the op-code during Mode Register Set commands.
Data and Check Bit Input/Output pins
Power and ground for the DDR SDRAM input buffers and core logic.
Masks write data when high, issued concurrently with input data.
Power and ground for the DDR SDRAM input buffers and core logic.
Termination Voltage for Address/Command/Control/Clock nets.
Positive line of the differential data strobe for input and output data.
Negative line of the differential data strobe for input and output data.
TDQS, TDQS# is applicable for X8 DRAMs only. When enabled via Mode Register A11=1
in MR1, DRAM will enable the same termination resistance function on TDQS, TDQS#
that is applied to DQS, DQS#. When disabled via mode register A11=0 in MR1, DM,
TDQS will provide the data mask function and TDQS# is not used. X4/X16 DRAMs must
disable the TDQS function via mode register A11=0 in MR1
These signals are tied at the system planar to either VSS or VDDSPD to configure the
serial SPD EEPROM address range.
This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor
must be connected from the SDA bus line to V
DDSPD
on the system planar to act as a
pullup.
This signal is used to clock data into and out of the SPD EEPROM. A resistor may be
connected from the SCL bus time to VDDSPD on the system planar to act as a pullup.
S[3:0]#
IN
Active Low
ODT[1:0]
RAS#, CAS#,
WE#
VREFDQ
VREFCA
BA[2:0]
IN
IN
Supply
Supply
IN
Active High
Active Low
-
A[15:13,
12/BC,11,
10/AP,9:0]
DQ [63:0],
CB [7:0]
VDD, VSS
DM [8:0]
VDD, VSS
VTT
DQS[17:0]
DQS [17:0]#
TDQS[17:9],
TDQS[17:9]#
SA [2:0]
SDA
SCL
IN
-
I/O
Supply
IN
Supply
Supply
I/O
I/O
OUT
-
-
Active High
Positive Edge
Negative Edge
IN
I/O
IN
-
-
-
Viking Modular Solutions♦20091 Ellipse♦Foothill Ranch, CA 92610
Tel (800) 338-2361 Fax (949) 666-8159♦Website: http://www.vikingmodular.com
This Data Sheet is subject to change without notice.
Doc. # PS7EUxxxx58xxx Revision A4 Created By: Brian Ouellette
Page 4 of 24
DDR3
UNBUFFERED DIMM
VR7EUxxxx58xxx
PIN FUNCTION DESCRIPTION
SYMBOL
EVENT#
VDDSPD
RESET#
TEST
TYPE
OUT
(open drain)
Supply
IN
POLARITY
Active Low
-
DESCRIPTION
This signal indicates that a thermal event has been detected in the thermal sensing
device.The system should guarantee the electrical level requirement is met for the
EVENT pin on TS/SPD part.
Serial EEPROM positive power supply wired to a separate power pin at the connector
which supports from 3.0 Volt to 3.6 Volt (nominal 3.3V) operation.
The RESET# pin is connected to the RESET# pin on each DRAM. When low, all DRAMs
are set to a known state.
Used by memory bus analysis tools (unused (NC) on memory DIMMs)
Viking Modular Solutions♦20091 Ellipse♦Foothill Ranch, CA 92610
Tel (800) 338-2361 Fax (949) 666-8159♦Website: http://www.vikingmodular.com
This Data Sheet is subject to change without notice.
Doc. # PS7EUxxxx58xxx Revision A4 Created By: Brian Ouellette
Page 5 of 24
单电源运算放大器采用互补双极硅锗工艺
单电源运算放大器采用互补双极硅锗工艺 hc360慧聪网电子行业频道 2004-08-27 13:52:41 TI推出业界失真最低的5V单电源运算放大器THS4304,设计用在需要高速低失真和低噪音的地方. ......
fighting 模拟电子
关于TMS320C6416与同步双口RAM CY7C0852V的急救!
关于TMS320C6416与同步双口RAM CY7C0852V的急救! 我用6416外接一片CY7C0852V(同步双口RAM),用的是CE2空间,用CCS对CE2空间进行配置后,在CCS中向CE2空间0XA000000地址写入数据时,所 ......
秋水长天 DSP 与 ARM 处理器
红外遥控c51 供大家参考
本帖最后由 paulhyde 于 2014-9-15 03:28 编辑 红外遥控 供大家参考 ...
huang020202 电子竞赛
关于单片机的高级外设TFT彩屏和SD卡真正学到了什么?
本帖最后由 gh131413 于 2014-4-21 17:36 编辑 调用TFT早就写好的初始化和各种函数,SD卡真正只是了解,FAT自问学到了只是了解一点点,信心满满受打击,可惜关于AVR的SD卡的FAT文件系统的移 ......
gh131413 聊聊、笑笑、闹闹
关于s3c6410 的3D支持
s3c6410 在wince下有opengl es的驱动,在linux下有没有啊?...
byahui 嵌入式系统
要利用OBD接口做监控检测产品,前期需要做那些准备?
大家好,我是汽车电子这个行业的新人,以前做了2年的单片机。现在打算利用汽车上的OBD接口做些汽车检测,监控,报警登类型的产品,但是不知道如何开始,我以前没有涉及到过这个领域。希望在这方 ......
温度 汽车电子
小广播

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved