PJSD05LCTM
BI-DIRECTIONAL ESD PROTECTION DIODE
This Penta has been designed to Protect Sensitive Equipment against ESD and to prevent Latch-Up
events in CMOS circuitry operating at 5Vdc and below.This offers an integrated solution to protect up to
data line where the board space is a premium.
SPECIFICATION FEATURES
• 25W Power Dippsipation (8/20s Waveform)
• Low Leakage Current, Maximum of 1
A@5Vdc
• Very low Clamping voltage
• IEC 61000-4-2 ESD 15kV air, 8kV Contact Compliance
• Lead free in comply with EU RoHS 2011/65/EU directives
• Green molding compound as per IEC61249 Std. . (Halogen Free)
APPLICATIONS
• Video I/O ports protection
• Set Top Boxes
• Portable Instrumentation
MECHANICAL DATA
• Case : SOD-923, Plastic
• Terminals : Solderable per MIL-STD-750, Method 2026
• Approx. Weight : 0.0004gram
• Marking : X
MAXIMUM RATINGS
Rating
Peak Pulse Power (8/20
s
Waveform)
Peak Pulse Current (8/20
s
Waveform)
ESD Voltage (HBM)
O p e ra t i ng J unc t i o n a nd S t o r a g e Te mp e r a t ur e Ra ng e
Symbol
Value
25
2
>25
-55 to +150
Units
W
A
kV
O
P
PP
I
PP
V
ESD
T
J
, T
S TG
C
ELECTRICAL CHARACTERISTICS (T
A
=25
o
C)
Parameter
Reverse Stand-Off Voltage
Reverse Breakdown Voltage
Reverse Leakage Current
Clamping Voltage (8/20s)
Off State Junction Capacitance
Symbol
V
WRM
V
BR
I
R
V
C
C
J
I
BR
=1mA
V
R
=5V
I
PP
=2A
0 Vdc Bias f=1MHz
Conditions
Min.
-
5.78
-
-
-
Typ.
-
-
-
-
-
Max.
5.0
7.82
1.0
12.5
15
Units
V
V
A
V
pF
February 2,2013-REV.03
PAGE . 1
PJSD05LCTM
TYPICAL CHARACTERISTICS
Typical Peak C lamping V oltage ( 8/20μS)
12.0
Ipp, Peak Pulse C urrent ( A)
4
3
2
1
0
11.5
11.0
10.5
10.0
9.5
9.0
6
7
8
9
10
11
Clamping V oltage V c (V)
February 2,2013-REV.03
PAGE . 2
PJSD05LCTM
MOUNTING PAD LAYOUT
0.047
(1.20)
0.012
(0.30)
0.024
(0.60)
ORDER INFORMATION
• Packing information
T/R - 8K per 7" plastic Reel
0.016
(0.4)
February 2,2013-REV.03
PAGE . 3
PJSD05LCTM
Part No_packing code_Version
PJSD05LCTM_R1_00001
For example :
RB500V-40_R2_00001
Serial number
Part No.
Version code means HF
Packing size code means 13"
Packing type means T/R
Packing Code
XX
Packing type
Tape and Ammunition Box
(T/B)
Tape and Reel
(T/R)
Bulk Packing
(B/P)
Tube Packing
(T/P)
Tape and Reel (Right Oriented)
(TRR)
Tape and Reel (Left Oriented)
(TRL)
FORMING
1
st
Code
A
R
B
T
S
L
F
Packing size code
N/A
7"
13"
26mm
52mm
PANASERT T/B CATHODE UP
(PBCU)
PANASERT T/B CATHODE DOWN
(PBCD)
Version Code
XXXXX
2
nd
Code
HF or RoHS
1
st
Code 2
nd
~5
th
Code
0
1
2
X
Y
U
D
HF
RoHS
0
1
serial number
serial number
February 2,2013-REV.03
PAGE . 4
PJSD05LCTM
Disclaimer
•
Reproducing and modifying information of the document is prohibited without permission
from Panjit International Inc..
•
Panjit International Inc. reserves the rights to make changes of the content herein the
document anytime without notification. Please refer to our website for the latest
document.
•
Panjit International Inc. disclaims any and all liability arising out of the application or use of
any product including damages incidentally and consequentially occurred.
•
Panjit International Inc. does not assume any and all implied warranties, including warranties
of fitness for particular purpose, non-infringement and merchantability.
•
Applications shown on the herein document are examples of standard use and operation.
Customers are responsible in comprehending the suitable use in particular applications.
suitable for the specified use without further testing or modification.
Panjit International Inc. makes no representation or warranty that such applications will be
•
The products shown herein are not designed and authorized for equipments requiring high
level of reliability or relating to human life and for any applications concerning life-saving
or life-sustaining, such as medical instruments, transportation equipment, aerospace
machinery et cetera. Customers using or selling the products for use in such applications
se
do so at their own risk and agree to fully indemnify Panjit International Inc. for any damages
resulting from such improper use or sale.
•
Since Panjit uses lot number as the tracking base, please provide the lot number for tracking
when complaining.
February 2,2013-REV.03
PAGE . 5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
