RTL8201N-GR
SINGLE-CHIP/PORT
10/100M FAST ETHERNET PHYCEIVER
WITH AUTO MDIX
DATASHEET
Rev. 1.1
22 August 2006
Track ID: JATR-1076-21
Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com.tw
RTL8201N
Datasheet
COPYRIGHT
©2006 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document “as is”, without warranty of any kind, neither expressed nor implied,
including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in
this document or in the product described in this document at any time. This document could include
technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
are trademarks/registered trademarks of their respective owners.
USING THIS DOCUMENT
This document is intended for the software engineer’s reference and provides detailed programming
information.
Though every effort has been made to ensure that this document is current and accurate, more information
may have become available subsequent to the production of this guide. In that event, please contact your
Realtek representative for additional information that may help in the development process.
REVISION HISTORY
Revision
1.0
1.1
Release Date
2006/06/29
2006/08/22
Summary
First release.
Revised pin names:
PWFBOUT18 => PWOUT18
PWFBOUT15 => PWOUT15.
Revised Pin Assignments:
DVDD33 (pin 18, 34, 49) => NC
DVDD15 (pin 32, 45, 59) => NC (see Table 7 and Table 8).
Revised Table 30, Power Dissipation, page 24.
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
With Auto MDIX
ii
Rev. 1.1
RTL8201N
Datasheet
Table of Contents
1.
2.
3.
4.
5.
6.
GENERAL DESCRIPTION................................................................................................................................................1
FEATURES...........................................................................................................................................................................2
APPLICATIONS ..................................................................................................................................................................2
BLOCK DIAGRAM.............................................................................................................................................................3
PIN ASSIGNMENTS ...........................................................................................................................................................4
5.1.
6.1.
6.2.
6.3.
6.4.
6.5.
6.6.
6.7.
6.8.
7.
7.1.
7.2.
7.3.
7.4.
7.5.
7.6.
7.7.
7.8.
7.9.
7.10.
7.11.
7.12.
8.
8.1.
8.1.1.
8.1.2.
8.2.
8.2.1.
8.2.2.
8.2.3.
8.2.4.
8.3.
8.4.
8.5.
8.6.
8.7.
8.7.1.
8.7.2.
8.7.3.
8.8.
8.9.
G
REEN
P
ACKAGE AND
V
ERSION
I
DENTIFICATION
.........................................................................................................4
MII I
NTERFACE
............................................................................................................................................................5
SNI (S
ERIAL
N
ETWORK
I
NTERFACE
) 10M
BPS
O
NLY
....................................................................................................6
C
LOCK
I
NTERFACE
.......................................................................................................................................................6
10M
BPS
/100M
BPS
N
ETWORK
I
NTERFACE
....................................................................................................................7
D
EVICE
C
ONFIGURATION
I
NTERFACE
...........................................................................................................................7
LED I
NTERFACE
...........................................................................................................................................................8
P
OWER
P
INS
.................................................................................................................................................................8
R
ESET AND
O
THER
P
INS
...............................................................................................................................................8
R
EGISTER
0 B
ASIC
M
ODE
C
ONTROL
R
EGISTER
............................................................................................................9
R
EGISTER
1 B
ASIC
M
ODE
S
TATUS
R
EGISTER
.............................................................................................................10
R
EGISTER
2 PHY I
DENTIFIER
R
EGISTER
1..................................................................................................................11
R
EGISTER
3 PHY I
DENTIFIER
R
EGISTER
2..................................................................................................................11
R
EGISTER
4 A
UTO
-N
EGOTIATION
A
DVERTISEMENT
R
EGISTER
(ANAR) ....................................................................11
R
EGISTER
5 A
UTO
-N
EGOTIATION
L
INK
P
ARTNER
A
BILITY
R
EGISTER
(ANLPAR)......................................................12
R
EGISTER
6 A
UTO
-N
EGOTIATION
E
XPANSION
R
EGISTER
(ANER) .............................................................................13
R
EGISTER
16 NW
AY
S
ETUP
R
EGISTER
(NSR).............................................................................................................13
R
EGISTER
17 L
OOPBACK
, B
YPASS
, R
ECEIVER
E
RROR
M
ASK
R
EGISTER
(LBREMR) .................................................13
R
EGISTER
18 RX_ER C
OUNTER
(REC) .....................................................................................................................14
R
EGISTER
19 SNR D
ISPLAY
R
EGISTER
.......................................................................................................................14
R
EGISTER
25 T
EST
R
EGISTER
.....................................................................................................................................14
MII
AND
M
ANAGEMENT
I
NTERFACE
..........................................................................................................................15
Data Transition.....................................................................................................................................................15
Serial Management...............................................................................................................................................16
A
UTO
-N
EGOTIATION AND
P
ARALLEL
D
ETECTION
......................................................................................................17
Setting the Medium Type and Interface Mode to MAC.........................................................................................17
UTP Mode and MII Interface ...............................................................................................................................18
UTP Mode and SNI Interface ...............................................................................................................................18
Fiber Mode and MII Interface..............................................................................................................................18
F
LOW
C
ONTROL
S
UPPORT
..........................................................................................................................................19
H
ARDWARE
C
ONFIGURATION AND
A
UTO
-N
EGOTIATION
............................................................................................19
S
ERIAL
N
ETWORK
I
NTERFACE
....................................................................................................................................20
P
OWER
D
OWN
, L
INK
D
OWN
, P
OWER
S
AVING
,
AND
I
SOLATION
M
ODES
......................................................................20
M
EDIA
I
NTERFACE
.....................................................................................................................................................21
100Base-TX Transmit & Receive Operation ........................................................................................................21
100Base-FX Fiber Transmit & Receive Operation ..............................................................................................21
10Base-T Transmit & Receive Operation .............................................................................................................22
R
EPEATER
M
ODE
O
PERATION
.....................................................................................................................................22
R
ESET
,
AND
T
RANSMIT
B
IAS
......................................................................................................................................22
iii
Rev. 1.1
PIN DESCRIPTIONS ..........................................................................................................................................................5
REGISTER DESCRIPTIONS ............................................................................................................................................9
FUNCTIONAL DESCRIPTION.......................................................................................................................................15
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
With Auto MDIX
RTL8201N
Datasheet
8.10.
8.11.
9.
9.1.
9.1.1.
9.1.2.
9.1.3.
9.1.4.
9.2.
9.2.1.
9.2.2.
9.2.3.
9.2.4.
9.2.5.
9.3.
9.4.
10.
11.
3.3V P
OWER
S
UPPLY AND
V
OLTAGE
C
ONVERSION
C
IRCUIT
.......................................................................................23
F
AR
E
ND
F
AULT
I
NDICATION
......................................................................................................................................23
DC C
HARACTERISTICS
...............................................................................................................................................24
Absolute Maximum Ratings ..................................................................................................................................24
Operating Conditions ...........................................................................................................................................24
Power Dissipation ................................................................................................................................................24
Input Voltage: Vcc ................................................................................................................................................25
AC C
HARACTERISTICS
...............................................................................................................................................26
MII Transmission Cycle Timing............................................................................................................................26
MII Reception Cycle Timing .................................................................................................................................27
SNI Transmission Cycle Timing............................................................................................................................28
SNI Reception Cycle Timing .................................................................................................................................29
MDC/MDIO Timing..............................................................................................................................................30
C
RYSTAL
C
HARACTERISTICS
......................................................................................................................................31
T
RANSFORMER
C
HARACTERISTICS
............................................................................................................................31
CHARACTERISTICS .......................................................................................................................................................24
MECHANICAL DIMENSIONS ...................................................................................................................................32
ORDERING INFORMATION......................................................................................................................................33
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
With Auto MDIX
iv
Rev. 1.1
RTL8201N
Datasheet
List of Tables
Table 1. MII Interface..................................................................................................................................5
Table 2. SNI (Serial Network Interface) 10Mbps Only ..............................................................................6
Table 3. Clock Interface ..............................................................................................................................6
Table 4. 10Mbps/100Mbps Network Interface............................................................................................7
Table 5. Device Configuration Interface .....................................................................................................7
Table 6. LED Interface/PHY Address Configuration..................................................................................8
Table 7. Power Pins .....................................................................................................................................8
Table 8. Reset and Other Pins......................................................................................................................8
Table 9. Register 0 Basic Mode Control Register .......................................................................................9
Table 10. Register 1 Basic Mode Status Register........................................................................................10
Table 11. Register 2 PHY Identifier Register 1...........................................................................................11
Table 12. Register 3 PHY Identifier Register 2...........................................................................................11
Table 13. Register 4 Auto-Negotiation Advertisement Register (ANAR)..................................................11
Table 14. Register 5 Auto-Negotiation Link Partner Ability Register (ANLPAR) ....................................12
Table 15. Register 6 Auto-Negotiation Expansion Register (ANER) .........................................................13
Table 16. Register 16 NWay Setup Register (NSR)....................................................................................13
Table 17. Register 17 Loopback, Bypass, Receiver Error Mask Register (LBREMR) ..............................13
Table 18. Register 18 RX_ER Counter (REC)............................................................................................14
Table 19. Register 19 SNR Display Register ..............................................................................................14
Table 20. Register 25 Test Register.............................................................................................................14
Table 21. Serial Management ......................................................................................................................16
Table 22. Setting the Medium Type and Interface Mode to MAC..............................................................17
Table 23. UTP Mode and MII Interface ......................................................................................................18
Table 24. UTP Mode and SNI Interface......................................................................................................18
Table 25. Fiber Mode and MII Interface .....................................................................................................18
Table 26. Auto-Negotiation Mode Pin Settings ..........................................................................................19
Table 27. Power Saving Mode Pin Settings ................................................................................................20
Table 28. Absolute Maximum Ratings........................................................................................................24
Table 29. Operating Conditions...................................................................................................................24
Table 30. Power Dissipation........................................................................................................................24
Table 31. Input Voltage: Vcc.......................................................................................................................25
Table 32. MII Transmission Cycle Timing .................................................................................................26
Table 33. MII Reception Cycle Timing.......................................................................................................27
Table 34. SNI Transmission Cycle Timing .................................................................................................28
Table 35. SNI Reception Cycle Timing ......................................................................................................29
Table 36. MDC/MDIO Timing....................................................................................................................30
Table 37. Crystal Characteristics.................................................................................................................31
Table 38. Transformer Characteristics ........................................................................................................31
Table 39. Ordering Information...................................................................................................................33
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
With Auto MDIX
v
Rev. 1.1