FM24C128A/256A
2-Wire Serial EEPROM
Data Sheet
Nov. 2009
FM24C128A/256A 2-Wire Serial EEPROM
Ver 1.7
Data Sheet
1
INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF
SHANGHAI FUDAN MICROELECTRONICS CO., LTD PRODUCT BEST SUITED TO THE CUSTOMER'S APPLICATION; THEY DO
NOT CONVEY ANY LICENSE UNDER ANY INTELLECTUAL PROPERTY RIGHTS, OR ANY OTHER RIGHTS, BELONGING TO
SHANGHAI FUDAN MICROELECTRONICS CO., LTD OR A THIRD PARTY. WHEN USING THE INFORMATION CONTAINED IN
THIS DOCUMENTS, PLEASE BE SURE TO EVALUATE ALL INFORMATION AS A TOTAL SYSTEM BEFORE MAKING A FINAL
DECISION ON THE APPLICABILITY OF THE INFORMATION AND PRODUCTS. SHANGHAI FUDAN MICROELECTRONICS CO.,
LTD ASSUMES NO RESPONSIBILITY FOR ANY DAMAGE, LIABILITY OR OTHER LOSS RESULTING FROM THE INFORMATION
CONTAINED HEREIN. SHANGHAI FUDAN MICROELECTRONICS CO., LTD PRODUCTS ARE NOT INTENDED FOR USE IN
MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS. THE PRIOR WRITTEN APPROVAL OF SHANGHAI FUDAN
MICROELECTRONICS CO., LTD IS NECESSARY TO REPRINT OR REPRODUCE IN WHOLE OR IN PART THESE
DOCUMENTS.
Future routine revisions will occur when appropriate, without notice. Contact Shanghai Fudan Microelectronics Co., Ltd sales office
to obtain the latest specifications and before placing your product order. Please also pay attention to information published by
Shanghai Fudan Microelectronics Co., Ltd by various means, including Shanghai Fudan Microelectronics Co., Ltd home page
(http://www.fmsh.com/).
Please contact Shanghai Fudan Microelectronics Co., Ltd local sales office for the specification regarding the information in this
documents or Shanghai Fudan Microelectronics Co., Ltd products.
Trademarks
Shanghai Fudan Microelectronics Co., Ltd name and logo, the
“复旦”
logo are trademarks or registered trademarks of Shanghai
Fudan Microelectronics Co., Ltd or its subsidiaries in China.
Shanghai Fudan Microelectronics Co., Ltd, Printed in the China, All Rights Reserved.
FM24C128A/256A 2-Wire Serial EEPROM
Ver 1.7
Data Sheet
2
Description
The FM24C128A/256A provides 131,072/262,144 bits of serial
electrically erasable and programmable read-only memory
(EEPROM) organized as 16,384/32,768 words of 8 bits each.
The device’s cascadable feature allows up to 8 devices to
share a common 2-wire bus. The device is optimized for use in
many industrial and commercial applications where low-power
and low-voltage operations are essential.
Packaging Type
Features
Low Operation Voltage: V
CC
= 1.7V to 5.5V
Internally Organized: 16,384 x 8 (128K), 32,768 x 8
(256K)
2-wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise
Suppression
Bi-directional Data Transfer Protocol
1MHz (2.5V, 5.5V) and 400 kHz (1.7V) Compatibility
Write Protect Pin for Hardware Data Protection
64-byte Page Write Modes (Partial Page Writes are
Allowed)
Self-timed Write Cycle (5 ms max)
High-reliability
–
Endurance: 1,000,000 Write Cycles
–
Data Retention: 100 Years
PDIP8, SOP8, TSSOP8 Packages (RoHS Compliant
and Halogen-free)
Absolute Maximum Ratings
Operating Temperature
(Plastic Package)
Operating Temperature
(Module Package)
Storage Temperature
(Plastic Package)
Storage Temperature
(Module Package)
Voltage on Any Pin with Respect
to Ground
Maximum Operating Voltage
DC Output Current
-55°C to +125°C
-20°C to +60°C
-65°C to +150°C
-25°C to +70°C
-1.0V to +7.0V
6.25V
5.0 mA
Pin Configurations
Pin Name
A0~A2
SDA
SCL
WP
V
CC
GND
NC
Function
Device Address Inputs
Serial Data Input/Output
Serial Clock Input
Write Protect
Power Supply
Ground
Not Connect
*NOTICE: Stresses beyond those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions beyond those indicated in the operational
sections of this specification are not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device
reliability.
FM24C128A/256A 2-Wire Serial EEPROM
Ver 1.7
Data Sheet
3
Figure 1．Block Diagram
FM24C128A/256A 2-Wire Serial EEPROM
Ver 1.7
Data Sheet
4
Pin Description
SERIAL CLOCK (SCL):
The SCL input is used to
positive edge clock data into each EEPROM device
and negative edge clock data out of each device.
SERIAL DATA (SDA):
The SDA pin is bi-directional
for serial data transfer. This pin is open-drain driven
and may be wire-ORed with any number of other
open-drain or open-collector devices.
DEVICE/PAGE ADDRESSES (A2, A1, A0):
The A2,
A1 and A0 pins are device address inputs that are
hardwired or left not connected for hardware
compatibility with other FM24CXX devices. When
the pins are hardwired, as many as eight 128K/256K
devices may be addressed on a single bus system
(device addressing is discussed in detail under the
Device Addressing section). If the pins are left
floating, the A2, A1 and A0 pins will be internally
pulled down to GND if the capacitive coupling to
the circuit board V
CC
plane is <3pF, if coupling is
>3pF, FMSH recommends connecting the address
pins to GND.
WRITE PROTECT (WP):
The FM24C128A/256A has a
Write Protect pin that provides hardware data
protection. The WP pin allows normal write operations
when connected to ground (GND). When the Write
Protect pin is connected to VCC, all write operations
to the memory are inhibited. If the pin is left floating,
the WP pin will be internally pulled down to GND if
the capacitive coupling to the circuit board Vcc plane
is <3pF. If coupling is >3pF, FMSH recommends
connecting the WP to GND. Switching WP to VCC
prior to a write operation creates a software write
protected function.
Write Protect Description
WP Pin Status
WP=V
CC
WP=GND
Part of the Memory Protected
FM24C128A
FM 24C256A
Full (128K) Memory
Full (256K) Memory
Normal Read/Write Operations
Memory Organization
FM24C128A, 128K SERIAL EEPROM:
Internally
organized with 256 pages of 64 bytes each.
Random word addressing requires a 14-bit data
word address.
FM24C256A, 256K SERIAL EEPROM:
Internally
organized with 512 pages of 64 bytes each.
Random word addressing requires a 15-bit data
word address.
FM24C128A/256A 2-Wire Serial EEPROM
Ver 1.7
Data Sheet
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
