3EZ6.8~3EZ51
SILICON ZENER DIODES
VOLTAGE
FEATURES
• Low profile package
• Built-in strain relief
• Low inductance
• Plastic package has Underwriters Laboratory Flammability
Classification 94V-O
• High temperature soldering : 260°C /10 seconds at terminals
.300(7.6)
.230(5.8)
1.0(25.4)MIN.
6.8 to 51 Volts
POWER
3.0 Watts
DO-15
Unit: inch(mm)
.034(.86)
.028(.71)
• In compliance with EU RoHS 2002/95/EC directives
MECHANICAL DATA
• Case: JEDEC DO-15, Molded plastic
• Terminals: Solder plated, solderable per MIL-STD-750, Method 2026
• Polarity: Color band denotes positive end (cathode)
• Standard packing: 52mm tape
• Weight: 0.014 ounce, 0.0397 gram
.140(3.6)
1.0(25.4)MIN.
.104(2.6)
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25°C ambient temperature unless otherwise specified.
Parameter
Peak Pulse Power Dissipation on T
L
=50
O
C (Notes A)
Derate above 50
O
C
Peak Forward Surge Current 8.3ms single half sine-wave
superimposed on rated load (JEDEC method)
Operating Junction and Storage Temperature Range
Symbol
Value
3.0
Units
W atts
P
D
I
FSM
T
J
,T
STG
15
-55 to + 150
Amps
O
C
NOTES:
A.Mounted on 5.0mm2 (.013mm thick) land areas.
B.Measured on8.3ms, and single half sine-wave or equivalent square wave ,duty cycle=4 pulses per minute maximum
STAD-FEB.10.2009
1
PAGE . 1
3EZ6.8~3EZ51
5
500
P
D
, Maximum Power Dissipation (Watts)
P
PK
, PEAK SURGE POWER (WATTS)
4
250
100
100
50
25
15
10
5
0.1 0.20.3 0.5
3
RECTAN GULAR
NON - REPETIT IVE
T
J
=25
O
C PRIOR
TOINTIA L PULSE
2
1
0
0
20
40
60
80
100
120
O
140
160
180
1
2 3
5
10 20 30 50
100
T , Lead Temperature ( C)
L
P.W.PULSE WIDTH(ms)
Fig.1 Power Temperature Derating Curve
FIGURE 2. MAXIMUM SURGE POWER
FIGURE 3. TYPICAL THERMAL RESPONSEL,
APPLICATION NOTE:
Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determinejunction
temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:
Lead Temperature, T
L
, should be determined from:
T
L
=
q
L
A
P
D
+ T
A
O
q
L
A
is the lead-to-ambient thermal resistance ( C/W) and Pd is the power dissipation. The value for
q
L
A
will vary and depends
O
on the device mounting method.
q
L
A
is generally 30-40 C/W for the various clips and tie points in common use and for printed
circuit board wiring.
The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point.
The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges
generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of
TL, the junction temperature may be determined by:
T
J
= T
L
+
D
T
JL
D
T
JL
is the increase in junction temperature above the lead temperature and may be found from Figure 3 for a train of power pulses
or from Figure 10 for dc power.
D
T
JL
=
q
J
L
P
D
For worst-case design, using expected limits of I
Z
, limits of P
D
and the extremes of T
J
(
D
T
J
) may be estimated. Changes in voltage,
V
Z
, can then be found from:
D
V =
q
V
D
Z
T
J
q
V
Z
, the zener voltage temperature coefficient, is found from Figures 5 and 6.
Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance.
For best regulation, keep current excursions as low as possible.
Data of Figure 3 should not be used to compute surge capa-bility. Surge limitations are given in Figure 2. They are lower than would
be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small
spots resulting in device degradation should the limits of Figure 2 be exceeded.
STAD-FEB.10.2009
1
PAGE . 3
详细参数
全文预览
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
