SA1469TN
4-CH BTL DRIVER FOR CD PLAYER WITH 3.3V OUTPUT VOLTAGE
DESCRIPTION
The SA1469TN, an IC for CD players, has a 4-channel BTL driver,
3.3V regulator (attached PNP transistor required), standard operational
amplifier, and internal reset output linked to an internal thermal shutdown
circuit. The driver has gain adjustment input pins for each channel,
allowing gain to be set to the desired value. Also, the internal level shift
circuit helps reduce the number of attached components.
FEATURES
* 1-phase, full-wave, linear DC motor driver.
* Gain is adjustable with an attached resistor.
* Internal standard operational amplifier.
* Internal 3.3V regulator. (required attached PNP transistor)
* Internal thermal shutdown circuit with hysteresis capabilities.
* When voltage of PIN23<0.7V(typ.),the driver will be muted.
HSOP - 28-375-0.8
ORDERING INFORMATION
Device
SA1469TN
Package
HSOP-28-375-0.8
BLOCK DIAGRAM
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http://www.silan.com.cn
REV:1.2
2008.07.23
Page 1 of 11
SA1469TN
ABSOLUTE MAXIMUM RATING
(T
amb
=25°C, unless otherwise specified)
Characteristic
Supply Voltage
Power Dissipation
Operating Temperature
Storage Temperature
Maximum Output Current
Symbol
V
CC
P
D
T
opr
T
stg
I
max
Value
18
1.7(Note)
-40~+85
-55~+150
1
Unit
V
W
°C
°C
A
Note: 1. When mounted on 76mm x 114mm x 1.57mm PCB (Phenolic resin material).
2. Power dissipation reduces 13.6mW /
°C
for using above T
amb
=25
°C.
3. Do not exceed Pd and SOA (Safe Operating Area).
2.0
1.5
1.0
0.5
0
0
25
50
75
100
125
150
175
Ambient temperature: ( T
amb
℃)
ELECTRICAL CHARACTERISTICS
(T
amb
=25°C, V
CC
=8.0V, unless otherwise specified)
Parameter
A REGULATOR PART
Regulator Output Voltage
Load Regulation
Line Regulation
B DRIVER PART
Quiescent Circuit Current
Input Offset Voltage
Output Offset Voltage
Maximum Sink Current
Maximum Source Current
Maximum Output Voltage
(P4/P9/P20/P24 input)
Closed Loop Voltage Gain
Ripple Rejection Ratio
Slew Rate
V
OM
A/F
R
R
S
R
I
CCQ
V
OF
V
OO
I
SINK
I
SOU
V
I
=0
-
-
R
L
=4Ω, V
CC
R
L
=4Ω, GND
V
I
=2VRMS, 1KHz, R
L
=8Ω
V
I
=2VRMS, 1KHz, R
L
=∞
V
I
=0.1VRMS, 1kHz
V
I
=-20dB, 120Hz
100Hz, squarewave
5.5
-5.0
-30
0.5
0.5
4.3
5.4
7.0
60.0
1.0
9.5
0
0
0.8
0.8
4.5
5.6
8.0
80.0
2.0
13.5
5.0
30
--
--
4.6
5.8
9.0
--
--
mA
mV
mV
A
A
V
V
dB
dB
V/μs
V
REG
ΔV
RL
ΔV
CC
I
L
=100mA
I
L
=0mA to 200mA
I
L
=200mA, V
CC
=6 to 9V
3.13
-40.0
-10.0
3.3
0
0
3.47
10.0
20.0
V
mV
mV
Symbol
Test conditions
Min.
Typ.
Max.
Unit
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http://www.silan.com.cn
REV:1.2
2008.07.23
Page 2 of 11
SA1469TN
Parameter
C OP AMP
Input Offset Voltage
Input Bias Current
High Level Output Voltage
Low Level Output Voltage
Output Sink Current
Output Source Current
Open Loop Voltage Gain
Ripple Rejection Ratio
Slew Rate
Common Mode Rejection Ratio
V
OF1
I
B1
V
OH1
V
OL1
I
SINK1
I
SOURCE1
G
VO1
R
R1
S
R
C
MRR1
-
-
-
-
R
L
=50Ω, GND
R
L
=50Ω, V
CC
V
IN
=-75dB, f=1KHz
V
IN
=-20dB, 120Hz
Square, V
OUT
=2Vp-p, f=120KHz
V
IN
=-20dB, 1KHz
-5.0
--
6
-
10
10
65
50
0.5
70
0
--
-
-
40
50
78
70
1
84
5.0
300
-
1.8
-
-
-
-
-
-
mV
nA
V
V
mA
mA
dB
dB
V/μs
dB
Symbol
Test conditions
Min.
Typ.
Max.
Unit
PIN CONFIGURATION
PIN DESCRIPTION
Pin No.
1
2
3
4
5
6
7
8
9
10
11
Symbol
OUT1A
OUT1B
IN1A
IN1B
REG
REO
MUTE
GND
IN2B
IN2A
OUT2B
O
I
--
I
I
O
I/O
O
O
I
I
Drive output
Drive output
Drive input
Drive input
Regulator
Regulator output
Mute
Ground
Drive input
Drive input
Drive output
Description
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http://www.silan.com.cn
REV:1.2
2008.07.23
Page 3 of 11
SA1469TN
Pin No.
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Symbol
OUT2A
GND
OPOUT
OPIN (-)
OPIN (+)
OUT3A
OUT3B
IN3A
IN3B
V
CC
V
CC
V
REF
IN4B
IN4A
OUT4B
OUT4A
GND
I/O
O
--
O
I
I
O
O
I
I
--
--
I
I
I
O
O
--
Drive output
Ground
Opamp output
Opamp input (-)
Opamp input (+)
Drive output
Drive output
Drive input
Drive input
Supply voltage
Supply voltage
2.5V bias voltage
Drive input
Drive input
Drive output
Drive output
Ground
Description
FUNCTIONAL DESCRIPTION
1. MUTE
Function
Thermal shutdown
External muting
V
REF
muting
Mute
○
○
○
T≥175°C
V(mute)≤ 1.4V
Or open
PIN23 < 0.7V
Operation conditions
1)
The circuit is muted during thermal shutdown and during the mute-on state.In each case, only the drivers are
muted.
2)
3)
4)
5)
6)
During mute, the output pins remain at the internal bias voltage, roughly (Vcc-Vf)/2.
When the mute pin # 7 is open or the voltage of the mute pin # 7 is below 0.5V, the mute circuit is activated
so that the output circuit will be muted..
When the voltage of the mute pin is above 2V, the mute circuit is stopped and the output circuit is operated
normally.
If the chip temperature rises above 175°C, then the TSD (Thermal Shutdown) circuit is activated and the
output circuit is muted.
When the voltage of PIN23<0.7V ,the output circuit will be muted.
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http://www.silan.com.cn
REV:1.2
2008.07.23
Page 4 of 11
SA1469TN
2. TSD (THERMAL SHUTDOWN)
1)
2)
3)
The V
REF
is the output voltage of the band-gap-referenced biasing circuit and acts as the input voltage of the
TSD circuit.
The base-emitter voltage of the TR, Qn is designed to turn-on at below voltage.
VBE=V
REF
* R2/(R1+R2)=460mV
When the chip temperature rises up to 175°C, then the turn-on voltage of the Qn would drop down to 460mV.
(Hysteresis: 25°) and, the Qn would turn on so the output circuit will be muted.
3. OP-AMP
OP-Amp is integrated in the IC for user convenuence.
OPIN(+)
OPIN(-)
OPOUT
Pins 14, 15 and 16 may be left open when the operational amplifier is not used.
4. DRIVER
1)
2)
3)
4)
5)
6)
7)
8)
The voltage, V
REF
, is the reference voltage given by the BIAS voltage of the pin # 23.
The input signal through the pin # 3 is amplified by 10K/10K times and then fed to the level shift.
The level shift produces the current due to the difference between the input signal and the arbitrary reference
signal. The current produced as +ΔV and -ΔV is fed into the driver buffer.
Driver buffer operates the power TR of the output stage according to the state of the input signal.
The output stage is the BTL driver and the motor is rotating in forward direction by operating TR Q1 and TR
Q4. on the other hand, if TR Q2 and TR Q3 is operating, the motor is rotating in reverse direction.
When the input voltage through the pin # 3 is below the V
REF
, then the direction of the motor in forward
direction.
When the input voltage through the pin # 3 is above the V
REF
, then the direction of the motor in reverse
direction.
If it is desired to change the gain, then the pin # 4 or # 24 can be used.
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http://www.silan.com.cn
REV:1.2
2008.07.23
Page 5 of 11
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
