ESMT
SDRAM
M52S32321A
Operation Temperature Condition -40
℃
~85
℃
512K x 32Bit x 2Banks
Synchronous DRAM
FEATURES
2.5V power supply
LVCMOS compatible with multiplexed address
Dual banks operation
MRS cycle with address key programs
-
CAS Latency (1, 2 & 3 )
-
Burst Length (1, 2, 4, 8 & full page)
-
Burst Type (Sequential & Interleave)
EMRS cycle with address key programs.
All inputs are sampled at the positive going edge of the
system clock
Burst Read Single-bit Write operation
Special Function Support.
-
PASR (Partial Array Self Refresh )
-
TCSR (Temperature compensated Self Refresh)
-
DS (Driver Strength)
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
GENERAL DESCRIPTION
The M52S32321A is 33,554,432 bits synchronous high
data rate Dynamic RAM organized as 2 x 524,288 words by
32 bits, fabricated with high performance CMOS technology.
Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high
performance memory system applications.
ORDERING INFORMATION
Product ID
M52S32321A -6BIG
Max
Freq.
Package
Comments
Pb-free
Pb-free
Pb-free
166MHz 90 Ball VFBGA
M52S32321A -7.5BIG 133MHz 90 Ball VFBGA
M52S32321A -10BIG 100MHz 90 Ball VFBGA
PIN CONFIGURATION (TOP VIEW)
90 Ball FBGA
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
2
3
4
5
6
7
8
9
DQ26 DQ24 VSS
DQ28 VDDQ VSSQ
VSSQ DQ27 DQ25
VSSQ DQ29 DQ30
VDDQ DQ31
VSS DQM3
A4
A7
CLK
DQM1
A5
A8
CKE
NC
NC
A3
A6
NC
A9
NC
VSS
VDD DQ23 DQ21
VDDQ VSSQ DQ19
DQ22 DQ20 VDDQ
DQ17 DQ18 VDDQ
NC
A2
A10
NC
BA
CAS
VDD
DQ6
DQ1
DQ16 VSSQ
DQM2 VDD
A0
NC
CS
WE
A1
NC
RAS
DQM0
VDDQ DQ8
DQ7 VSSQ
DQ5 VDDQ
DQ3 VDDQ
VSSQ DQ10 DQ9
VSSQ DQ12 DQ14
DQ11 VDDQ VSSQ
DQ13 DQ15 VSS
VDDQ VSSQ DQ4
VDD
DQ0
DQ2
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Nov. 2008
Revision
:
1.0
1/29
ESMT
FUNCTIONAL BLOCK DIAGRAM
M52S32321A
Operation Temperature Condition -40
℃
~85
℃
LWE
Bank Select
Data Input Register
LDQM
512K x 32
DQi
CLK
ADD
512K x 32
Column Decoder
Latency & Burst Length
LCKE
Programming Register
LRAS
LCBR
LWE
LCAS
LWCBR
LDQM
Timing Register
CLK
CKE
CS
RAS
CAS
WE
L(U)DQM
PIN FUNCTION DESCRIPTION
Pin
CLK
CS
CKE
A0 ~ A10
BA
RAS
Name
System Clock
Chip Select
Clock Enable
Address
Bank Select Address
Row Address Strobe
Input Function
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and L(U)DQM.
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
Row / column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA10, column address : CA0 ~ CA7
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
Latches column addresses on the positive going edge of the CLK with
CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS ,
WE
active.
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when L(U)DQM active.
CAS
Column Address Strobe
WE
Write Enable
Data Input / Output Mask
L(U)DQM
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Nov. 2008
Revision
:
1.0
2/29
ESMT
DQ0 ~ 31
VDD/VSS
VDDQ/VSSQ
N.C/RFU
Data Input / Output
Power Supply/Ground
Data Output Power/Ground
No Connection/
Reserved for Future Use
M52S32321A
Operation Temperature Condition -40
℃
~85
℃
Data inputs/outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to provide improved
noise immunity.
This pin is recommended to be left No Connection on the device.
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on any pin relative to V
SS
Voltage on V
DD
supply relative to V
SS
Storage temperature
Power dissipation
Short circuit current
Symbol
V
IN
,V
OUT
V
DD
,V
DDQ
T
STG
P
D
I
OS
Value
-1.0 ~ 3.6
-1.0 ~ 3.6
-55 ~ + 150
0.7
50
Unit
V
V
°
C
W
mA
Note:
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= 0
°C
~ 70
°C
)
Parameter
Supply voltage
Input logic high voltage
Input logic low voltage
Output logic high voltage
Output logic low voltage
Input leakage current
Output leakage current
Symbol
V
DD
,V
DDQ
V
IH
V
IL
V
OH
V
OL
I
IL
I
OL
Min
2.3
0.8 x V
DDQ
-0.3
V
DDQ -
0.2
-
-5
-5
Typ
2.5
2.5
0
-
-
-
-
Max
2.7
V
DDQ
+0.3
0.3
-
0.2
5
5
Unit
V
V
V
V
V
uA
uA
Note
1
2
I
OH
=-0.1mA
I
OL
= 0.1mA
3
4
Note :
1.V
IH
(max) = 3.0V AC for pulse width
≤
3ns acceptable.
2.V
IL
(min) = -1.0V AC for pulse width
≤
3ns acceptable.
3.Any input 0V
≤
V
IN
≤
V
DDQ
+0.3V, all other pins are not under test = 0V.
4.Dout is disabled, 0V
≤
V
OUT
≤
V
DDQ
.
CAPACITANCE
(V
DD
= 2.5V, T
A
= 25
°C
, f = 1MHz)
Pin
CLOCK
RAS , CAS ,
WE
, CS , CKE, LDQM,
UDQM
ADDRESS
DQ0 ~DQ31
Symbol
C
CLK
C
IN
C
ADD
C
OUT
Min
-
-
-
-
Max
4.0
4.0
4.0
6.0
Unit
pF
pF
pF
pF
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Nov. 2008
Revision
:
1.0
3/29
ESMT
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, T
A
= 0
°C
~ 70
°C
)
Parameter
Operating Current
(One Bank Active)
Precharge Standby
Current in power-down
mode
Precharge Standby
Current in non
power-down mode
Symbol
Test Condition
Burst Length = 1
t
RC
≥
t
RC
(min), t
CC
≥
t
CC
(min), I
OL
= 0mA
CKE
≤
V
IL
(max), t
CC
=15ns
CKE
≤
V
IL
(max), CLK
≤
V
IL
(max), t
CC
=
∞
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 30ns
I
CC2NS
Active Standby Current
in power-down mode
Active Standby Current
in non power-down
mode
(One Bank Active)
I
CC3P
I
CC3PS
I
CC3N
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
CKE
≤
V
IL
(max), t
CC
=15ns
CKE
≤
V
IL
(max), CLK
≤
V
IL
(max), t
CC
=
∞
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 2clks
All other pins
≥
V
DD
-0.2V or
≤
0.2V
I
CC3NS
Operating Current
(Burst Mode)
Refresh Current
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
I
OL
= 0Ma, Page Burst
All Band Activated, tCCD = tCCD (min)
t
RC
≥
t
RC
(min)
TCSR range
Self Refresh Current
I
CC6
CKE
≤
0.2V
2 Banks
1 Bank
Deep Power Down
Current
I
CC7
CKE
≤
0.2V
100
40
45
180
160
M52S32321A
Operation Temperature Condition -40
℃
~85
℃
Version
-6
100
-7.5
80
0.3
0.2
9
-10
60
Unit Note
I
CC1
I
CC2P
I
CC2PS
I
CC2N
mA
mA
mA
mA
1
8
2
1.5
15
mA
mA
mA
8
80
40
60
40
70
200
180
15
mA
mA
1
I
CC4
I
CC5
mA
2
°C
uA
uA
Note:
1.Measured with outputs open. Addresses are changed only one time during t
CC
(min).
2.Refresh period is 64ms. Addresses are changed only one time during t
CC
(min).
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Nov. 2008
Revision
:
1.0
4/29
ESMT
AC OPERATING TEST CONDITIONS
(V
DD
=2.5V
±
0.2V,T
A
= 0 °C ~ 70 °C )
Parameter
Input levels (Vih/Vil)
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
Output load condition
Value
0.9 x V
DDQ
/ 0.2
0.5 x V
DDQ
tr / tf = 1 / 1
0.5 x V
DDQ
See Fig.2
M52S32321A
Operation Temperature Condition -40
℃
~85
℃
Unit
V
V
ns
V
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Row active to row active delay
RAS to CAS delay
Row precharge time
Row active time
Symbol
-6
t
RRD
(min)
t
RCD
(min)
t
RP
(min)
t
RAS
(min)
t
RAS
(max)
Row cycle time
Last data in to new col. Address delay
Last data in to row precharge
Last data in to burst stop
Col. Address to col. Address delay
Number of valid output data
t
RC
(min)
t
CDL
(min)
t
RDL
(min)
t
BDL
(min)
t
CCD
(min)
CAS latency=3
CAS latency=2
54
12
18
18
36
Version
-7.5
15
22.5
22.5
45
100
67.5
1
2
1
1
2
1
90
-10
20
30
30
50
ns
ns
ns
ns
us
ns
CLK
CLK
CLK
CLK
ea
1
2
2
2
3
4
1
1
1
1
Unit
Note
Note:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and
then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Nov. 2008
Revision
:
1.0
5/29
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
