3VD395650YL
3VD395650YL HIGH VOLTAGE MOSFET CHIPS
DESCRIPTION
3VD395650YL is a High voltage N-Channel
enhancement mode power MOS-FET chip fabricated in
advanced silicon epitaxial planar technology;
Advanced termination scheme to provide enhanced
voltage-blocking capability;
Avalanche Energy Specified;
Source-to-Drain Diode Recovery Time Comparable to a
Discrete Fast Recovery Diode;
The chips may packaged in TO-220 type and the typical
equivalent product is 7N65;
The packaged product is widely used in AC-DC power
suppliers, DC-DC converters and H-bridge PWM motor
drivers;
Die size: 4.04mm*3.88mm;
Chip Thickness: 300±20μm;
Top metal: Al, Backside Metal: Ag.
CHIP TOPOGRAPHY
ABSOLUTE MAXIMUM RATINGS
(T
amb
=25°C)
Parameter
Drain-Source Voltage
Gate-Source Voltage
Drain Current
Power Dissipation (TO-220 Package)
Operation Junction Temperature
Storage Temperature
Symbol
V
DS
V
GS
I
D
P
D
T
J
Tstg
Ratings
650
±30
7.0
147
-55½+150
-55½+150
Unit
V
V
A
W
°C
°C
ELECTRICAL CHARACTERISTICS
(T
amb
=25°C)
Parameter
Drain -Source Breakdown Voltage
Gate Threshold Voltage
Drain-Source Leakage Current
Static Drain- Source On State
Resistance
Gate-Source Leakage Current
Source-Drain Diode Forward on
Voltage
Symbol
B
VDSS
V
TH
I
DSS
R
DS(on)
I
GSS
V
FSD
Test conditions
V
GS
=0V, I
D
=250µA
V
GS
= V
DS
, I
D
=250µA
V
DS
=650V, V
GS
=0V
V
GS
=10V, I
D
=3.5A
V
GS
=±30V, V
DS
=0V
I
S
=7.0A, V
GS
=0V
Min.
650
2.0
-
-
-
-
Typ.
-
-
-
-
-
-
Max.
-
4.0
1.0
1.4
±100
1.4
Unit
V
V
µA
Ω
nA
V
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
REV:1.0
2008.10.15
Page 1 of 1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
