REV. 1.7
FS98O25-DS-17_EN
Jul 2019
Datasheet
FS98O25
Fo
r
Pr
FO
RT
8-bit MCU with 8k program EPROM, 256-byte RAM,
2 low noise OPAMP, 8-ch 14-bit ADC,
4 × 32 LCD driver and RTC
Re op UN
er E
fe
tie ’
re
nc s
e
O
nl
y
FS98O25
Fortune Semiconductor Corporation
富晶電子股½有限公司
23F., No.29-5, Sec. 2, Zhongzheng E. Rd.,
Danshui Town, Taipei County 251, Taiwan
Tel.:886-2-28094742
Fax:886-2-28094874
www.ic-fortune.com
This manual contains new product information.
Fortune Semiconductor Corporation
reserves the rights to
modify the product specification without further notice. No liability is assumed by
Fortune Semiconductor
Corporation
as a result of the use of this product. No rights under any patent accompany the sale of the
product.
Rev. 1.7
Fo
r
Re op UN
er E
fe
tie ’
re
nc s
e
O
nl
y
2/142
Pr
FO
RT
FS98O25
Contents
1.
DEVICE OVERVIEW ................................................................................................................................ 10
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
1.9
1.10
1.11
High Performance RISC CPU ..................................................................................................... 10
Peripheral Features..................................................................................................................... 10
Analog Features .......................................................................................................................... 10
CMOS Technology ...................................................................................................................... 10
Applications................................................................................................................................. 10
Ordering Information .................................................................................................................. 11
Pin Configuration ........................................................................................................................ 12
Pin Description ............................................................................................................................ 13
Functional Block Diagram .......................................................................................................... 14
CPU Core ..................................................................................................................................... 16
Clocking Scheme/Instruction Cycle .......................................................................................... 18
1.12
2.
ELECTRICAL CHARACTERISTICS ........................................................................................................ 19
2.1
2.2
2.3
2.4
Absolute Maximum Ratings ....................................................................................................... 19
DC Characteristics (VDD=3V, T
A
=25℃, unless otherwise noted) ............................................ 19
ADC Characteristics (VDD=3V, T
A
=25℃, unless otherwise noted) ......................................... 20
OPAMP Characteristics (VDD=3V, T
A
=25℃, unless otherwise noted) .................................... 20
2.5 Temperature Characteristics(VDD=3V) ........................................................................................... 20
3.
MEMORY ORGANIZATION ...................................................................................................................... 21
3.1
3.2
3.3
Program Memory Structure ........................................................................................................ 21
Data Memory Structure ............................................................................................................... 21
System Special Registers........................................................................................................... 22
3.3.1
3.3.2
3.3.3
3.3.4
3.4
Special Register Contents after External Reset (Power On Reset) and WDT Reset . 23
IND and FSR Registers ................................................................................................... 23
STATUS Register ............................................................................................................. 24
INTE and INTF registers.................................................................................................. 25
Peripheral Special Registers ...................................................................................................... 27
4.
Rev. 1.7
Fo
r
4.1
4.2
4.3
4.4
4.5
POWER SYSTEM ..................................................................................................................................... 29
Voltage Doubler ........................................................................................................................... 33
Voltage Regulator ........................................................................................................................ 34
Analog Bias Circuit ..................................................................................................................... 35
Analog Common Voltage Generator .......................................................................................... 36
Low Battery Comparator ............................................................................................................ 37
Re op UN
er E
fe
tie ’
re
nc s
e
O
nl
y
3/142
Special Microcontroller Features ............................................................................................... 10
Pr
FO
RT
FS98O25
4.6
5.
Bandgap Voltage and Temperature Sensor .............................................................................. 38
CLOCK SYSTEM ..................................................................................................................................... 39
5.1
5.2
5.3
5.4
5.5
5.6
5.7
Oscillator State ............................................................................................................................ 40
CPU Instruction Cycle ................................................................................................................ 41
ADC Sample Frequency ............................................................................................................. 42
Beeper Clock ............................................................................................................................... 42
Voltage Doubler Operation Frequency ...................................................................................... 43
Chopper Operation Amplifier Input Control Signal .................................................................. 43
TMCLK -- Timer and LCD Module Input Clock .......................................................................... 44
6.
TIMER MODULE, WATCH DOG TIMER AND PROGRAMMABLE
COUNTER ................................................................................................................................................ 45
6.1
Timer Module ............................................................................................................................... 50
6.1.1
6.1.2
6.2
6.3
Timer module interrupt ................................................................................................... 51
Using Timer with External/Internal Clock...................................................................... 52
Watch Dog Timer ......................................................................................................................... 54
Dual 16-bit Programmable Counter ........................................................................................... 55
7.
I/O PORT .................................................................................................................................................. 59
7.1
7.2
7.3
7.4
7.5
7.6
Digital I/O Port with Analog Input Channel Shared: PT1[7:0] .................................................. 72
Digital I/O Port and External Interrupt Input : PT2[0], PT2[1], PT3[0], PT3[1]......................... 73
Digital I/O Port or PDM Output : PT2[2] and PT2[5] .................................................................. 76
Digital I/O Port or I2C Serial Port : PT2[3]/SDA, PT2[4]/SCL .................................................... 77
Digital I/O Port : PT2[6] ............................................................................................................... 79
Digital I/O Port or Buzzer Output : PT2[7] ................................................................................. 81
8.
9.
PDM (PULSE DENSITY MODULATOR) MODULE .................................................................................. 83
I2C MODULE (SLAVE MODE ONLY) ...................................................................................................... 90
10. ANALOG FUNCTION NETWORK ........................................................................................................... 96
10.1
10.2
Analog to Digital Converter (ADC) :......................................................................................... 105
OPAMP : OP1 and OP2 ............................................................................................................. 109
11. ADC APPLICATION GUIDE ................................................................................................................... 112
11.1
11.2
11.3
11.4
11.5
11.6
ADC Output Format .................................................................................................................. 112
ADC Linear Range..................................................................................................................... 112
ADC Output Rate and Settling Time ........................................................................................ 112
ADC Input Offset ....................................................................................................................... 112
ADC Digital Output .................................................................................................................... 113
ADC Resolution ......................................................................................................................... 113
12. LOW NOISE OPERATION AMPLIFIER GUIDE ..................................................................................... 114
Rev. 1.7
Fo
r
Re op UN
er E
fe
tie ’
re
nc s
e
O
nl
y
4/142
Pr
FO
RT
FS98O25
12.1
12.2
Single End Amplifier Application ............................................................................................. 114
Differential Amplifier ................................................................................................................. 115
13. LCD DRIVER .......................................................................................................................................... 116
14. HALT AND SLEEP MODES ................................................................................................................... 128
15. INSTRUCTION SET ............................................................................................................................... 129
15.1
15.2
Instruction Set Summary .......................................................................................................... 129
Instruction Description ............................................................................................................. 131
16. PACKAGE INFORMATION .................................................................................................................... 142
16.1
Package Outline ........................................................................................................................ 142
17. REVISION HISTORY .............................................................................................................................. 142
Rev. 1.7
Fo
r
Re op UN
er E
fe
tie ’
re
nc s
e
O
nl
y
5/142
Pr
FO
RT