PJESD5V0QL4G, L5G
LOW CAPACITANCE TVS/ZENER ARRAYS FOR ESD PROTECTION
These 4 and 5 TVS/Zener Arrays have been designed to protect sensitive equipment
against ESD in CMOS circuitry operating at 5V. These TVS arrays offers an
integrated solution to protect 4 or 5 data lines in applications, where the board
space is a premium, in a Quad Flat no-Lead package that only occupies an area of
1.8 sq mm.
SPECIFICATION FEATURES
IEC61000-4-2 ESD 20kV Air, 15kV Contact Compliance
Low Leakage Current, Maximum of 1µA at rated voltage
1
DRAFT
Maximum Capacitance of 15pF per device at 0Vdc 1MHz
Peak Power Dissipation of 20W under 8/20µs Waveform
Quad Flat No Lead package QFN (1.2x1.5 sq mm, Height: 0.75mm)
Lead Free Package 100% Tin Plating, Matte finish
PJESD5V0QL4G
1
GND
2
3
APPLICATIONS
Personal Digital Assistant (PDA)
Digital Cameras
Portable Instrumentation
Mobile Phones and Accessories
MP3 Players
6
5
NC
4
PJESD5V0QL5G
MAXIMUM RATINGS (Per Device)
Rating
Peak Pulse Power (8/20µs Waveform)
Peak Pulse Current (8/20µs Waveform)
ESD Voltage (HBM Per MIL STD883C - Method 3015-6)
Operating Temperature Range
Storage Temperature Range
Symbol
P
PP
I
PPM
V
ESD
TJ
T
stg
Value
20
TBD
20
-55 to +150
-55 to +150
Units
W
A
kV
°C
°C
ELECTRICAL CHARACTERISTICS (Per Device)
Tj = 25°C
Parameter
Reverse Stand-Off Voltage
Reverse Breakdown Voltage
Reverse Leakage Current
Clamping Voltage (8/20µs)
Off State Junction Capacitance
Symbol
V
WRM
V
BR
I
R
V
c
Cj
I
BR
= 1mA
V
R
= 5V
I pp = TBD
0 Vdc Bias f = 1MHz
betweeen I/O lines and
Conditions
Min
Typical
Max
5
Units
V
V
6
1
TBD
TBD
TBD
15
µA
V
pF
7/18/2006
Page
1
www.panjit.com
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
