PMC234/PMS234 Series
12-bit ADC Enhanced
Field Programmable Processor Array
(FPPA ) 8-bit Controller
Data Sheet
TM
Version 0.02 – Oct. 30, 2015
Copyright
2015 by PADAUK Technology Co., Ltd., all rights reserved
10F-2, No. 1, Sec. 2, Dong-Da Road, Hsin-Chu 300, Taiwan, R.O.C.
TEL: 886-3-532-7598
www.padauk.com.tw
12-bit ADC Enhanced FPPA
TM
8-bit Controller
PMC234/PMS234 Series
IMPORTANT NOTICE
PADAUK Technology reserves the right to make changes to its products or to terminate
production of its products at any time without notice. Customers are strongly
recommended to contact PADAUK Technology for the latest information and verify
whether the information is correct and complete before placing orders.
PADAUK Technology products are not warranted to be suitable for use in life-support
applications or other critical applications. PADAUK Technology assumes no liability for
such applications. Critical applications include, but are not limited to, those which may
involve potential risks of death, personal injury, fire or severe property damage.
PADAUK Technology assumes no responsibility for any issue caused by a customer’s
product design. Customers should design and verify their products within the ranges
guaranteed by PADAUK Technology. In order to minimize the risks in customers’
products, customers should design a product with adequate operating safeguards.
©Copyright 2015, PADAUK Technology Co. Ltd
Page 2 of 104
PDK-DS-PMX234_V002 – Oct. 30, 2015
12-bit ADC Enhanced FPPA
TM
8-bit Controller
PMC234/PMS234 Series
Table of Contents
1. Features ............................................................................................................................. 9
1-1. Special Features ...................................................................................................................... 9
1-2. High Performance RISC CPU Array ........................................................................................ 9
1-3. System Functions .................................................................................................................... 9
1-4.
Package Information ........................................................................................................... 10
2. General Description and Block Diagram ...................................................................... 11
3. Pin Assignment and Description................................................................................... 12
4. Device Characteristics ................................................................................................... 17
4-1. AC/DC Device Characteristics ............................................................................................... 17
4-2. Absolute Maximum Ratings ................................................................................................... 19
4-3. Typical ILRC frequency vs. VDD and temperature ................................................................ 20
4-4. Typical IHRC frequency deviation vs. VDD and temperature ................................................ 20
4-5. Typical operating current vs. VDD @ system clock = ILRC/n ............................................... 21
4-6. Typical operating current vs. VDD @ system clock = IHRC/n ............................................... 21
4-7. Typical operating current vs. VDD @ system clock = 1MHz EOSC / n ................................. 22
4-8. Typical operating current vs. VDD @ system clock = 4MHz EOSC / n ................................. 22
4-9. Typical operating current vs. VDD @ system clock = 32KHz EOSC / n ................................ 23
4-10. Typical IO driving current (I
OH
) and sink current (I
OL
) ........................................................... 23
4-11. Typical IO input high/low threshold voltage (V
IH
/V
IL
) ............................................................ 24
4-12. Typical resistance of IO pull high device ............................................................................. 24
4-13. Typical VDD/2 Bias output voltage ...................................................................................... 25
4-14. Timing charts for boot up conditions .................................................................................... 25
4-15. Typical Comparator Responsive Time (Use V
internal R
) ......................................................... 26
4-16. Typical Comparator Responsive Time (Use External Inputs) .............................................. 27
5. Functional Description ................................................................................................... 28
5-1. Processing Units .................................................................................................................... 28
5-1-1. Program Counter ....................................................................................................... 29
5-1-2. Stack Pointer ............................................................................................................. 29
5-1-3. Single FPP mode ....................................................................................................... 30
5-2. Program Memory -- OTP ....................................................................................................... 31
5-2-1. Program Memory Assignment ................................................................................... 31
5-2-2. Example of Using Program Memory for Two FPP mode ........................................... 32
5-2-3. Example of Using Program Memory for Single FPP mode........................................ 32
5-3. Program Structure ................................................................................................................. 33
©Copyright 2015, PADAUK Technology Co. Ltd
Page 3 of 104
PDK-DS-PMX234_V002 – Oct. 30, 2015
12-bit ADC Enhanced FPPA
TM
8-bit Controller
5-3-1. Program structure of two FPP units mode ................................................................. 33
5-3-2. Program structure of single FPP mode ..................................................................... 33
5-4. Boot Procedure ...................................................................................................................... 34
5-5. Data Memory -- SRAM .......................................................................................................... 35
5-6. Arithmetic and Logic Unit ....................................................................................................... 35
5-7. Oscillator and clock ............................................................................................................... 36
5-7-1. Internal High RC oscillator and Internal Low RC oscillator ........................................ 36
5-7-2. Chip calibration .......................................................................................................... 36
5-7-3. IHRC Frequency Calibration and System Clock ........................................................ 36
5-7-4. External Crystal Oscillator ......................................................................................... 38
5-7-5. System Clock and LVR level ..................................................................................... 39
5-7-6. System Clock Switching ............................................................................................ 40
5-8. 16-bit Timer (Timer16) ........................................................................................................... 41
5-9. 8-bit Timer (Timer2) with PWM generation ............................................................................ 43
5-9-1. Using the Timer2 to generate periodical waveform ................................................... 44
5-9-2. Using the Timer2 to generate 8-bit PWM waveform .................................................. 46
5-9-3. Using the Timer2 to generate 6-bit PWM waveform .................................................. 47
5-10. WatchDog Timer .................................................................................................................. 48
5-11. Interrupt ............................................................................................................................... 49
5-12. Power-Save and Power-Down............................................................................................. 51
5-12-1. Power-Save mode (“stopexe”) ................................................................................. 51
5-12-2. Power-Down mode (“stopsys”) ................................................................................ 52
5-12-3. Wake-up .................................................................................................................. 53
5-13. IO Pins ................................................................................................................................. 54
5-14. Reset and LVR .................................................................................................................... 55
5-14-1. Reset ....................................................................................................................... 55
5-14-2. LVR (low voltage reset) ........................................................................................... 55
5-15. Comparator .......................................................................................................................... 56
5-15-1. Comparator Hardware Diagram .............................................................................. 56
5-15-2. Analog Inputs ........................................................................................................... 57
5-15-3. Internal reference voltage (V
internal R
) ........................................................................ 57
5-15-4. Comparator Interrupt Operation .............................................................................. 60
5-15-5. Synchronizing Comparator Output to Timer2 .......................................................... 60
5-15-6. Comparator Response Time ................................................................................... 61
5-15-7. Using the comparator .............................................................................................. 61
5-15-8. Using the comparator and band-gap 1.20V ............................................................. 62
5-16. LCD Bias Voltage Generator ............................................................................................... 62
5-17. Analog-to-Digital Conversion (ADC) module ....................................................................... 63
5-17-1. The input requirement for AD conversion ................................................................ 64
©Copyright 2015, PADAUK Technology Co. Ltd
PMC234/PMS234 Series
Page 4 of 104
PDK-DS-PMX234_V002 – Oct. 30, 2015
12-bit ADC Enhanced FPPA
TM
8-bit Controller
5-17-2. Select the ADC bit resolution ................................................................................... 65
5-17-3. ADC clock selection ................................................................................................. 65
5-17-4. AD conversion ......................................................................................................... 65
5-17-5. Configure the analog pins ........................................................................................ 65
5-17-6. Using the ADC ......................................................................................................... 66
PMC234/PMS234 Series
6. IO Registers .................................................................................................................... 67
6-1. ACC Status Flag Register (flag), IO address = 0x00 ............................................................. 67
6-2. FPP unit Enable Register (fppen), IO address = 0x01 .......................................................... 67
6-3. Stack Pointer Register (sp), IO address = 0x02 .................................................................... 67
6-4. Clock Mode Register (clkmd), IO address = 0x03 ................................................................. 68
6-5. Interrupt Enable Register (inten), IO address = 0x04 ............................................................ 69
6-6. Interrupt Request Register (intrq), IO address = 0x05 ........................................................... 69
6-7. Timer16 mode Register (t16m), IO address = 0x06 .............................................................. 70
6-8. General Data register for IO (gdio), IO address = 0x07 ......................................................... 70
6-9. External Oscillator setting Register (eoscr), IO address = 0x0a ............................................ 71
6-10. Internal High RC oscillator control Register (ihrcr), IO address = 0x0b ............................... 71
6-11. Interrupt Edge Select Register (integs), IO address = 0x0c ................................................ 71
6-12. Port A Digital Input Enable Register (padier), IO address = 0x0d ....................................... 72
6-13. Port B Digital Input Enable Register (pbdier), IO address = 0x0e ....................................... 73
6-14. Port A Data Register (pa), IO address = 0x10 ..................................................................... 73
6-15. Port A Control Register (pac), IO address = 0x11 ............................................................... 73
6-16. Port A Pull-High Register (paph), IO address = 0x12 .......................................................... 73
6-17. Port B Data Register (pb), IO address = 0x14 ..................................................................... 74
6-18. Port B Control Register (pbc), IO address = 0x15 ............................................................... 74
6-19. Port B Pull-High Register (pbph), IO address = 0x16 .......................................................... 74
6-20. Port C Data Register (pc), IO address = 0x17 ..................................................................... 74
6-21. Port C Control Register (pcc), IO address = 0x18 ............................................................... 74
6-22. Port C Pull-High Register (pcph), IO address = 0x19 .......................................................... 74
6-23. Port D Data Register (pd), IO address = 0x1a ..................................................................... 74
6-24. Port D Control Register (pdc), IO address = 0x1b ............................................................... 75
6-25. Port D Pull-High Register (pdph), IO address = 0x1c .......................................................... 75
6-26. ADC Control Register (adcc), IO address = 0x20 ................................................................ 75
6-27. ADC Mode Register (adcm), IO address = 0x21 ................................................................. 76
6-28. ADC Result High Register (adcrh), IO address = 0x22 ....................................................... 76
6-29. ADC Result Low Register (adcrl), IO address = 0x23 ......................................................... 76
6-30. Miscellaneous Register (misc), IO address = 0x3b ............................................................. 77
6-31. Timer2 Control Register (tm2c), IO address = 0x3c ............................................................ 78
6-32. Timer2 Counter Register (tm2ct), IO address = 0x3d .......................................................... 78
©Copyright 2015, PADAUK Technology Co. Ltd
Page 5 of 104
PDK-DS-PMX234_V002 – Oct. 30, 2015