PMC131/PMS131/PMS130 Family
12-bit ADC Enhanced 8-bit Controller
Data Sheet
Version 1.06 – Oct. 22, 2018
Copyright
2018 by PADAUK Technology Co., Ltd., all rights reserved
6F-6, No.1, Sec. 3, Gongdao 5th Rd., Hsinchu City 30069, Taiwan, R.O.C.
TEL: 886-3-572-8688
www.padauk.com.tw
PMC131/PMS131/PMS130 Family
12-bit ADC Enhanced 8-bit Controller
IMPORTANT NOTICE
PADAUK Technology reserves the right to make changes to its products or to terminate
production of its products at any time without notice. Customers are strongly
recommended to contact PADAUK Technology for the latest information and verify
whether the information is correct and complete before placing orders.
PADAUK Technology products are not warranted to be suitable for use in life-support
applications or other critical applications. PADAUK Technology assumes no liability for
such applications. Critical applications include, but are not limited to, those which may
involve potential risks of death, personal injury, fire or severe property damage.
PADAUK Technology assumes no responsibility for any issue caused by a customer’s
product design. Customers should design and verify their products within the ranges
guaranteed by PADAUK Technology. In order to minimize the risks in customers’ products,
customers should design a product with adequate operating safeguards.
©Copyright 2018, PADAUK Technology Co. Ltd
Page 2 of 86
PDK-DS-PMX13X-EN_V106 – Nov. 7, 2018
PMC131/PMS131/PMS130 Family
12-bit ADC Enhanced 8-bit Controller
Table of content
1. Features ................................................................................................................................. 8
1.1.
1.2.
1.3.
1.4.
Special Features .....................................................................................................................8
System Features .....................................................................................................................8
CPU Features .........................................................................................................................9
Package Information: ..............................................................................................................9
2. General Description and Block Diagram .......................................................................... 10
3. PMC131/PMS131/PMS130 Family and Pin Description ................................................... 11
4. Device Characteristics ....................................................................................................... 17
4.1.
4.2.
4.3.
4.4.
4.5.
4.6.
4.7.
4.8.
4.9.
4.10.
4.11.
4.12.
4.13.
4.14.
4.15.
4.16.
AC/DC Device Characteristics ..............................................................................................17
Absolute Maximum Ratings...................................................................................................19
Typical ILRC frequency vs. VDD and temperature ................................................................20
Typical IHRC frequency deviation vs. VDD (calibrated to 16MHz)......................................... 20
Typical ILRC Frequency vs. Temperature .............................................................................21
Typical IHRC Frequency vs. Temperature (calibrated to 16MHz) .......................................... 21
Typical operating current vs. VDD @ system clock = ILRC/n ................................................ 22
Typical operating current vs. VDD @ system clock = IHRC/n ...............................................22
Typical operating current vs. VDD @ system clock = 4MHz EOSC / n .................................. 23
Typical operating current vs. VDD @ system clock = 32kHz EOSC / n ................................. 23
Typical operating current vs. VDD @ system clock = 1MHz EOSC / n .................................. 24
Typical IO driving current (I
OH
) and sink current (I
OL
) .............................................................24
Typical IO input high/low threshold voltage (V
IH
/V
IL
) ..............................................................25
Typical resistance of IO pull high device ...............................................................................25
Typical power down current (I
PD
) and power save current (I
PS
) .............................................. 26
Timing charts for boot up conditions......................................................................................27
5. Functional Description ....................................................................................................... 28
5.1.
5.2.
5.3.
5.4.
Program Memory -- OTP .......................................................................................................28
Boot Procedure .....................................................................................................................28
Data Memory - SRAM ...........................................................................................................29
Oscillator and clock ...............................................................................................................29
5.4.1. Internal High RC oscillator and Internal Low RC oscillator ......................................... 29
5.4.2. Chip calibration ..........................................................................................................29
5.4.3. IHRC Frequency Calibration and System Clock ........................................................30
©Copyright 2018, PADAUK Technology Co. Ltd
Page 3 of 86
PDK-DS-PMX13X-EN_V106 – Nov. 7, 2018
PMC131/PMS131/PMS130 Family
12-bit ADC Enhanced 8-bit Controller
5.4.4. External Crystal Oscillator .........................................................................................31
5.4.5. System Clock and LVR level .....................................................................................33
5.4.6. System Clock Switching ............................................................................................34
5.5.
5.6.
16-bit Timer (Timer16) ..........................................................................................................35
8-bit Timer (Timer2/Timer3) with PWM generation ................................................................37
5.6.1. Using the Timer2 to generate periodical waveform ....................................................38
5.6.2. Using the Timer2 to generate 8-bit PWM waveform...................................................40
5.6.3. Using the Timer2 to generate 6-bit PWM waveform...................................................41
5.7.
5.8.
5.9.
WatchDog Timer ...................................................................................................................42
Interrupt ................................................................................................................................43
Power-Save and Power-Down ..............................................................................................46
5.9.1. Power-Save mode (“stopexe”) ...................................................................................46
5.9.2. Power-Down mode (“stopsys”) ..................................................................................47
5.9.3. Wake-up ....................................................................................................................48
5.10.
5.11.
IO Pins ..................................................................................................................................49
Reset and LVR......................................................................................................................50
5.11.1. Reset .........................................................................................................................50
5.11.2. LVR reset ..................................................................................................................50
5.12.
Analog-to-Digital Conversion (ADC) module .........................................................................50
5.12.1. The input requirement for AD conversion ..................................................................51
5.12.2. Select the ADC bit resolution .....................................................................................52
5.12.3. Select the reference high voltage ..............................................................................52
5.12.4. ADC clock selection...................................................................................................52
5.12.5. AD conversion ...........................................................................................................53
5.12.6. Configure the analog pins ..........................................................................................53
5.12.7. Using the ADC...........................................................................................................53
5.13.
Multiplier ...............................................................................................................................54
6. IO Registers ........................................................................................................................ 55
6.1.
6.2.
6.3.
6.4.
6.5.
6.6.
6.7.
6.8.
6.9.
ACC Status Flag Register (flag), IO address = 0x00 .............................................................55
Stack Pointer Register (sp), IO address = 0x02 ....................................................................55
Clock Mode Register (clkmd), IO address = 0x03 .................................................................55
Interrupt Enable Register (inten), IO address = 0x04 ............................................................56
Interrupt Request Register (intrq), IO address = 0x05 ...........................................................56
Multiplier Operand Register (mulop), IO address = 0x08 .......................................................56
Multiplier Result High Byte Register (mulrh), IO address = 0x09 ........................................... 56
Timer16 mode Register (t16m), IO address = 0x06...............................................................57
External Oscillator setting Register (eoscr), IO address = 0x0a............................................. 57
Page 4 of 86
PDK-DS-PMX13X-EN_V106 – Nov. 7, 2018
©Copyright 2018, PADAUK Technology Co. Ltd
PMC131/PMS131/PMS130 Family
12-bit ADC Enhanced 8-bit Controller
6.10.
6.12.
6.13.
6.14.
6.15.
6.16.
6.17.
6.18.
6.19.
6.20.
6.21.
6.22.
6.23.
6.24.
6.25.
6.26.
6.27.
6.28.
6.29.
6.30.
6.31.
6.32.
6.33.
Interrupt Edge Select Register (integs), IO address = 0x0c ...................................................58
Port B Digital Input Enable Register (pbdier), IO address = 0x0e .......................................... 58
Port A Data Register (pa), IO address = 0x10 .......................................................................59
Port A Control Register (pac), IO address = 0x11 .................................................................59
Port A Pull-High Register (paph), IO address = 0x12 ............................................................59
Port B Data Register (pb), IO address = 0x14 .......................................................................59
Port B Control Register (pbc), IO address = 0x15 .................................................................59
Port B Pull-High Register (pbph), IO address = 0x16 ............................................................59
ADC Control Register (adcc), IO address = 0x20 ..................................................................60
ADC Regulator Control Register (adcrgc), IO address = 0x1c ............................................... 60
ADC Mode Register (adcm), IO address = 0x21 ...................................................................61
ADC Result High Register (adcrh), IO address = 0x22 ..........................................................61
ADC Result Low Register (adcrl), IO address = 0x23 ............................................................61
Miscellaneous Register (misc), IO address = 0x1b................................................................62
Timer2 Control Register (tm2c), IO address = 0x3c ..............................................................63
Timer2 Counter Register (tm2ct), IO address = 0x3d ............................................................63
Timer2 Scalar Register (tm2s), IO address = 0x37................................................................63
Timer2 Bound Register (tm2b), IO address = 0x09 ...............................................................64
Timer3 Control Register (tm3c), IO address = 0x2e ..............................................................64
Timer3 Counter Register (tm3ct), IO address = 0x2f .............................................................64
Timer3 Scalar Register (tm3s), IO address = 0x39................................................................65
Timer3 Bound Register (tm3b), IO address = 0x23 ...............................................................65
RESET Status Register (rstst), IO address = 0x25 ................................................................65
6.11. Port A Digital Input Enable Register (padier), IO address = 0x0d ............................................. 58
7. Instructions ......................................................................................................................... 66
7.1.
7.2.
7.3.
7.4.
7.5.
7.6.
7.7.
7.8.
7.9.
7.10.
Data Transfer Instructions .....................................................................................................67
Arithmetic Operation Instructions ..........................................................................................69
Shift Operation Instructions ...................................................................................................71
Logic Operation Instructions..................................................................................................72
Bit Operation Instructions ......................................................................................................74
Conditional Operation Instructions ........................................................................................75
System control Instructions ...................................................................................................77
Summary of Instructions Execution Cycle .............................................................................78
Summary of affected flags by Instructions .............................................................................79
RAM definition.......................................................................................................................79
8. Code Options ...................................................................................................................... 80
9. Special Notes ...................................................................................................................... 81
©Copyright 2018, PADAUK Technology Co. Ltd
Page 5 of 86
PDK-DS-PMX13X-EN_V106 – Nov. 7, 2018