PMC150/PMS150 Series
8-bit OTP Type IO Controller
Data Sheet
Version 1.08 – Dec. 11, 2018
Copyright
2018 by PADAUK Technology Co., Ltd., all rights reserved
6F-6, No.1, Sec. 3, Gongdao 5th Rd., Hsinchu City 30069, Taiwan, R.O.C.
TEL: 886-3-572-8688
www.padauk.com.tw
PMC150/PMS150 Series
8-bit OTP Type IO Controller
IMPORTANT NOTICE
PADAUK Technology reserves the right to make changes to its products or to terminate
production of its products at any time without notice. Customers are strongly
recommended to contact PADAUK Technology for the latest information and verify
whether the information is correct and complete before placing orders.
PADAUK Technology products are not warranted to be suitable for use in life-support
applications or other critical applications. PADAUK Technology assumes no liability for
such applications. Critical applications include, but are not limited to, those that may
involve potential risks of death, personal injury, fire or severe property damage.
PADAUK Technology assumes no responsibility for any issue caused by a customer’s
product design. Customers should design and verify their products within the ranges
guaranteed by PADAUK Technology. In order to minimize the risks in customers’ products,
customers should design a product with adequate operating safeguards.
©Copyright 2018, PADAUK Technology Co. Ltd
Page 2 of 56
PDK-DS-PMX150-EN-V108 – Dec. 11, 2018
PMC150/PMS150 Series
8-bit OTP Type IO Controller
Table of Contents
1.
Features ............................................................................................................................... 7
1.1.
1.2.
1.3.
1.4.
Special Features ...................................................................................................................7
System Features ...................................................................................................................7
CPU Features .......................................................................................................................7
Package Information .............................................................................................................8
2.
3.
4.
General Description and Block Diagram .......................................................................... 8
Pin Assignment and Functional Description .................................................................... 9
Device Characteristics ..................................................................................................... 11
4.1.
4.2.
4.3.
4.4.
4.5.
4.6.
4.7.
4.8.
4.9.
4.10.
4.11.
4.12.
DC/AC Characteristics ........................................................................................................ 11
Absolute Maximum Ratings .................................................................................................12
Typical IHRC Frequency vs. VDD (calibrated to 16MHz) .....................................................13
Typical ILRC Frequency vs. VDD ........................................................................................13
Typical ILRC Frequency vs. Temperature ...........................................................................14
Typical IHRC Frequency vs. Temperature (calibrated to 16MHz) ........................................14
Typical Operating Current vs. VDD and CLK=IHRC/n .........................................................15
Typical Operating Current vs. VDD and CLK=ILRC/n..........................................................15
Typical IO pull high resistance .............................................................................................16
Typical IO driving current (I
OH
) and sink current (I
OL
) ...........................................................16
Typical IO input high / low threshold voltage (V
IH
/V
IL
) ..........................................................17
Typical power down current (I
PD
) and power save current (I
PS
) ............................................18
Program Memory – OTP .....................................................................................................19
Boot Up ...............................................................................................................................19
5.2.1. Timing charts for reset conditions ...........................................................................20
Data Memory – SRAM ........................................................................................................21
Oscillator and clock .............................................................................................................21
5.4.1. Internal High RC oscillator and Internal Low RC oscillator ......................................21
5.4.2. IHRC calibration .....................................................................................................21
5.4.3. IHRC Frequency Calibration and System Clock ......................................................22
5.4.4. System Clock and LVR levels .................................................................................23
16-bit Timer (Timer16).........................................................................................................24
Watchdog Timer ..................................................................................................................25
Interrupt...............................................................................................................................25
Power-Save and Power-Down ............................................................................................28
5.8.1. Power-Save mode (“stopexe”) ................................................................................28
Page 3 of 56
PDK-DS-PMX150-EN-V108 – Dec. 11, 2018
5.
Functional Description ..................................................................................................... 19
5.1.
5.2.
5.3.
5.4.
5.5.
5.6.
5.7.
5.8.
©Copyright 2018, PADAUK Technology Co. Ltd
PMC150/PMS150 Series
8-bit OTP Type IO Controller
5.8.2. Power-Down mode (“stopsys”)................................................................................29
5.8.3. Wake-up .................................................................................................................30
5.9.
5.10.
IO Pins ................................................................................................................................31
Reset and LVR ....................................................................................................................32
5.10.1. Reset ......................................................................................................................32
5.10.2. LVR reset ...............................................................................................................32
5.10.3. Notice for LVR reset ...............................................................................................32
ACC Status Flag Register (flag), IO address = 0x00 ...........................................................34
Stack Pointer Register (sp), IO address = 0x02 ...................................................................34
Clock Mode Register (clkmd), IO address = 0x03................................................................34
Interrupt Enable Register (inten), IO address = 0x04...........................................................34
Interrupt Request Register (intrq), IO address = 0x05 .........................................................35
Timer 16 mode Register (t16m), IO address = 0x06 ............................................................35
External Oscillator setting Register (eoscr,
write only),
IO address = 0x0a ..........................35
IHRC oscillator control Register (ihrcr,
write only),
IO address = 0x0b.................................35
Interrupt Edge Select Register (integs), IO address = 0x0c .................................................36
Port A Digital Input Enable Register (padier), IO address = 0x0d ........................................36
Port A Data Registers (pa), IO address = 0x10 ...................................................................36
Port A Control Registers (pac), IO address = 0x11 ..............................................................36
Port A Pull-High Registers (paph), IO address = 0x12 .........................................................36
MISC Register (misc), IO address = 0x3b ...........................................................................37
6.
IO Registers ....................................................................................................................... 34
6.1.
6.2.
6.3.
6.4.
6.5.
6.6.
6.7.
6.8.
6.9.
6.10.
6.11.
6.12.
6.13.
6.14.
7.
Instructions ....................................................................................................................... 38
7.1.
7.2.
7.3.
7.4.
7.5.
7.6.
7.7.
7.8.
7.9.
7.10.
Data Transfer Instructions ...................................................................................................39
Arithmetic Operation Instructions ........................................................................................42
Shift Operation Instructions .................................................................................................44
Logic Operation Instructions ................................................................................................45
Bit Operation Instructions ....................................................................................................47
Conditional Operation Instructions.......................................................................................47
System control Instructions .................................................................................................48
Summary of Instructions Execution Cycle ...........................................................................50
Summary of affected flags by Instructions ...........................................................................51
BIT definition .......................................................................................................................51
8.
9.
Code Options .................................................................................................................... 52
Special Notes .................................................................................................................... 53
9.1.
9.2.
Warning ...............................................................................................................................53
Using IC ..............................................................................................................................53
9.2.1. IO pin usage and setting .........................................................................................53
9.2.2. Interrupt ..................................................................................................................53
Page 4 of 56
PDK-DS-PMX150-EN-V108 – Dec. 11, 2018
©Copyright 2018, PADAUK Technology Co. Ltd
PMC150/PMS150 Series
8-bit OTP Type IO Controller
9.2.3.
9.2.4.
9.2.5.
9.2.6.
9.2.7.
9.2.8.
9.3.
System clock switching ...........................................................................................54
Power down mode, wakeup and watchdog .............................................................54
TIMER time out.......................................................................................................55
LVR ........................................................................................................................55
IHRC.......................................................................................................................55
Program writing ......................................................................................................56
Using ICE ............................................................................................................................56
©Copyright 2018, PADAUK Technology Co. Ltd
Page 5 of 56
PDK-DS-PMX150-EN-V108 – Dec. 11, 2018
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
