MX30LF4G18AC-TI,MX30LF4G18AC-TI pdf中文资料,MX30LF4G18AC-TI引脚图,MX30LF4G18AC-TI电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 存储> FLASH存储器> MX30LF4G18AC-TI

文档预览

MX30LF4G18AC-TI: 产品类别存储 FLASH存储器; 文件大小1MB，共80页; 制造商旺宏电子(MXIC); 官网地址http://www.macronix.com/; 旺宏电子为全球非挥发性内存整合组件领导厂商，提供跨越广泛规格及容量的ROM只读存储器、NOR型闪存以及NAND型闪存解决方案。旺宏电子以世界级的研发与制造能力，提供最高质量、创新及具备高性能表现的产品，以供客户应用于消费、通讯、计算机、汽车电子、网通及其他等领域

下载文档全文预览

MX30LF4G18AC-TI文档预览

下载PDF文档

全文
预览

MX30LF2G18AC

MX30LF4G18AC

3V, 2G/4G-bit NAND Flash Memory

MX30LFxG18AC

P/N: PM2129

REV. 1.4, January. 20, 2017

MX30LF2G18AC

MX30LF4G18AC

Contents

1. FEATURES........................................................................................................................................6

2. GENERAL DESCRIPTIONS .............................................................................................................7

Figure 1. Logic Diagram ......................................................................................................................... 7

2-1.

3-1.

ORDERING INFORMATION ...................................................................................................8

PIN DESCRIPTIONS .............................................................................................................11

3. PIN CONFIGURATIONS ...................................................................................................................9

4. BLOCK DIAGRAM ..........................................................................................................................13

5. SCHEMATIC CELL LAYOUT AND ADDRESS ASSIGNMENT ......................................................14

Table 1. Address Allocation .................................................................................................................. 14

6. DEVICE OPERATIONS ...................................................................................................................15

6-1.

Address Input/Command Input/Data Input........................................................................15

Figure 2. AC Waveforms for Command / Address / Data Latch Timing ............................................... 15

Figure 3. AC Waveforms for Address Input Cycle ................................................................................ 15

Figure 4. AC Waveforms for Command Input Cycle ............................................................................ 16

Figure 5. AC Waveforms for Data Input Cycle ..................................................................................... 16

Figure 6. AC Waveforms for Read Cycle ............................................................................................. 17

Figure 7. AC Waveforms for Read Operation (Intercepted by CE#) .................................................... 18

Figure 8. AC Waveforms for Read Operation (with CE# Don't Care)................................................... 19

Figure 9-1. AC Waveforms for Sequential Data Out Cycle (After Read) .............................................. 19

Figure 9-2. AC Waveforms for Sequential Data Out Cycle (After Read) - EDO Mode ......................... 20

Figure 10. AC Waveforms for Random Data Output ............................................................................ 21

Figure 11-1. AC Waveforms for Cache Read Sequential ..................................................................... 23

Figure 11-2. AC Waveforms for Cache Read Random ........................................................................ 25

6-2.

Page Read ............................................................................................................................17

6-3.

6-4.

6-5.

Cache Read Sequential .......................................................................................................22

Cache Read Random ...........................................................................................................24

Page Program ......................................................................................................................26

Figure 12. AC Waveforms for Program Operation after Command 80H .............................................. 26

Figure 13. AC Waveforms for Random Data In (For Page Program) ................................................... 27

Figure 14. AC Waveforms for Program Operation with CE# Don't Care .............................................. 28

P/N: PM2129

REV. 1.4, January. 20, 2017

MX30LF2G18AC

MX30LF4G18AC

6-6.

Cache Program ....................................................................................................................29

Figure 15-1. AC Waveforms for Cache Program ................................................................................. 30

Figure 15-2. AC Waveforms for Sequence of Cache Program ........................................................... 31

Figure 16. AC Waveforms for Erase Operation .................................................................................... 32

6-7.

6-8.

Block Erase ..........................................................................................................................32

ID Read .................................................................................................................................33

Table 2. ID Codes Read Out by ID Read Command 90H .................................................................... 33

Table 3. The Definition of Byte2~Byte4 of ID Table

.............................................................................. 34

Figure 17-1. AC Waveforms for ID Read Operation ............................................................................. 35

Figure 17-2. AC Waveforms for ID Read (ONFI Identifier) Operation

.................................................. 35

6-9.

Status Read ..........................................................................................................................36

Table 4. Status Output.......................................................................................................................... 36

Figure 18. Bit Assignment (HEX Data)

................................................................................................. 37

Figure 19. AC Waveforms for Status Read Operation ......................................................................... 37

6-10. Status Enhance Read ..........................................................................................................38

6-11. Block Protection Status Read ............................................................................................38

Figure 20. AC Waveforms for Status Enhance Operation .................................................................... 38

Table 5. Block-Protection Status Output

.............................................................................................. 39

Table 6. Address Cycle Definition of Block

........................................................................................... 39

Figure 21. AC Waveforms for Block Protection Status Read

............................................................... 39

Figure 22. AC waveforms for Reset Operation .................................................................................... 40

6-12. Reset .....................................................................................................................................40

6-13. Parameter Page Read (ONFI) ..............................................................................................41

Figure 23. AC waveforms for Parameter Page Read (ONFI) Operation ............................................. 41

Figure 24. AC Waveforms for Parameter Page Read (ONFI) Random Operation (For 05h-E0h) ....... 42

Table 7. Parameter Page (ONFI) ......................................................................................................... 43

Figure 25. AC waveforms for Unique ID Read Operation .................................................................... 45

Figure 26. AC waveforms for Unique ID Read Operation (For 05h-E0h) ............................................. 46

Table 8-1. Definition of Feature Address

.............................................................................................. 47

Table 8-2. Sub-Feature Parameter Table of Feature Address - 90h (Array Operation Mode).............. 47

Table 8-3.

Sub-Feature Parameter Table of Feature Address - A0h (Block Protection Operation) (note 1)

.........47

6-15-1. Set Feature (ONFI) ................................................................................................................. 48

Figure 27. AC Waveforms for Set Feature (ONFI) Operation ............................................................. 48

6-14. Unique ID Read (ONFI) ........................................................................................................45

6-15. Feature Set Operation (ONFI) .............................................................................................47

P/N: PM2129

REV. 1.4, January. 20, 2017

MX30LF2G18AC

MX30LF4G18AC

6-15-2. Get Feature (ONFI) ................................................................................................................. 49

Figure 28. AC Waveforms for Get Feature (ONFI) Operation .............................................................. 49

6-15-3. Secure OTP (One-Time-Programmable) Feature ................................................................ 50

Figure 29. AC Waveforms for OTP Data Read .................................................................................... 50

Figure 30. AC Waveforms for OTP Data Read with Random Data Output .......................................... 51

Figure 31. AC Waveforms for OTP Data Program ............................................................................... 52

Figure 32. AC Waveforms for OTP Data Program with Random Data Input........................................ 53

Figure 33. AC Waveforms for OTP Protection Operation .................................................................... 54

6-15-4. Block Protection .................................................................................................................... 55

Table 9. Definition of Protection Bits

.................................................................................................... 55

Figure 34. PT Pin and Block Protection Mode Operation

.................................................................... 56

6-16. Two-Plane Operations .........................................................................................................57

6-17. Two-plane Program (ONFI & Traditional)and Two-plane Cache Program (ONFI &

Traditional)......................................................................................................................................57

6-18. Two-plane Block Erase (ONFI & Traditional) .....................................................................57

Figure 35-1. AC Waveforms for Two-plane Program (ONFI) ............................................................... 58

Figure 35-2. AC Waveforms for Page Program Random Data Two-plane (ONFI) ............................... 59

Figure 36. AC Waveforms for Two-plane Cache Program (ONFI) ....................................................... 60

Figure 37. AC Waveforms for Two-plane Erase (ONFI) ....................................................................... 61

Figure 38. AC waveforms for Two-plane Program (Traditional) ........................................................... 61

Figure 39. AC waveforms for Two-plane Cache Program (Traditional) ................................................ 61

Figure 40. AC waveforms for Two-plane Erase (Traditional)................................................................ 62

Figure 41. Maximum Negative Overshoot Waveform .......................................................................... 63

7. PARAMETERS ................................................................................................................................63

7-1.

ABSOLUTE MAXIMUM RATINGS........................................................................................63

Figure 42. Maximum Positive Overshoot Waveform ............................................................................ 63

Table 10. Operating Range .................................................................................................................. 64

Table 11. DC Characteristics ................................................................................................................ 64

Table 12. Capacitance.......................................................................................................................... 65

Table 13. AC Testing Conditions .......................................................................................................... 65

Table 14. Program and Erase Characteristics...................................................................................... 65

Table 15. AC Characteristics ................................................................................................................ 66

8. OPERATION MODES: LOGIC AND COMMAND TABLES ............................................................67

Table 16. Logic Table ........................................................................................................................... 67

P/N: PM2129

REV. 1.4, January. 20, 2017

MX30LF2G18AC

MX30LF4G18AC

Table 17-1. HEX Command Table

........................................................................................................ 68

Table 17-2. Two-plane Command Set .................................................................................................. 68

8-1.

8-2.

R/B#: Termination for The Ready/Busy# Pin (R/B#) ........................................................69

Power On/Off Sequence ......................................................................................................71

Figure 43. R/B# Pin Timing Information

............................................................................................... 70

Figure 44. Power On/Off Sequence .................................................................................................... 71

8-2-1. WP# Signal ............................................................................................................................. 72

Figure 45-1. Enable Programming of WP# Signal ............................................................................... 72

Figure 45-2. Disable Programming of WP# Signal ................................................................................. 72

Figure 45-3. Enable Erasing of WP# Signal ......................................................................................... 72

Figure 45-4. Disable Erasing of WP# Signal ........................................................................................ 72

9. SOFTWARE ALGORITHM..............................................................................................................73

9-1.

Invalid Blocks (Bad Blocks) ...............................................................................................73

Figure 46. Bad Blocks

.......................................................................................................................... 73

Table 18. Valid Blocks

.......................................................................................................................... 73

Figure 47. Bad Block Test Flow

............................................................................................................ 74

Table 19. Failure Modes ....................................................................................................................... 74

9-2.

9-3.

9-4.

Bad Block Test Flow ............................................................................................................74

Failure Phenomena for Read/Program/Erase Operations ...............................................74

Program ................................................................................................................................75

Figure 48. Failure Modes ..................................................................................................................... 75

Figure 49. Program Flow Chart ............................................................................................................ 75

Figure 50. Erase Flow Chart ................................................................................................................ 76

Figure 51. Read Flow Chart ................................................................................................................. 76

9-5.

Erase .....................................................................................................................................75

10. PACKAGE INFORMATION .............................................................................................................77

11. REVISION HISTORY ......................................................................................................................79

P/N: PM2129

REV. 1.4, January. 20, 2017

推荐资源

B超探头电缆线损坏的故障检修: B超探头所采用的电缆是质量要求很高的多芯高屏蔽电缆，做工十分精细，电缆内导线严密，多的有上百根，似发丝粗细，由于探头多方位的使用，电缆的弯曲、扭转使得电缆的外保护区绝缘层会破皮、断 ......; banana 医疗电子

各位大神都用什么手机呢？: 昨天从咸鱼那里入手了一部格力的二手手机，不算二手，就是新品未激活，按二手的价格买的。用了一天了，感觉还行，挺适合的？ ...; chengxl 聊聊、笑笑、闹闹

求问一种传感器: 数控激光切割机激光头老是被切割完翘起的钢板撞坏，请问有没有一种传感器来监测预防啊，万谢！！！...; ffl123 传感器

浅谈怎么才能学好电子技术: 谈到这个问题，很多人都不会陌生，那么怎么才能学好电子呢，我来简单的说一下，学习是建立在爱好的基础，我们都知道一个人要快乐，那就是做自己喜欢做的事情，我和大家一样起初什么也不懂，但是 ......; 悠风聊聊、笑笑、闹闹

工作于负反馈的运放为何两个输入端相差50mV: 如图，测试电压标在图上了 598311 330K左边的电压到运放同相输入端就变低一些了，但反馈调节的反相输入端电压又是对的。 358本身的失调电压没有那么大呀，换了其他运放也是一样的。 ......; sfcsdc 模拟电子

请教一个问题: 在做电机保护电路时，小弟采用检测电流的方法，就是采用三相整流的办法。但是在缺相的情况下，三相整流电流是增大呢还是减小？具体怎么计算啊？...; jscoolman 电源技术

UCLA和博通合作实现单向成像，为计算光学铺路

一种新型多层衍射光学处理器可以阻挡一个方向的图像，同时使另一个方向的图像通过。加州大学洛杉矶分校(UCLA)和博通(Broadcom)的研究人员开发出一种可见光谱成像仪，它可以实现传统光学器件无法实现的单向成像。该平台采用新颖的纳米制造工艺和基于深度学习的设计，标志着首个用于宽带单向成像的晶圆级多层衍射光学处理器的诞生，有望为安全成像、紧凑型多光谱相机和计算光学领域的实际应用铺平道...[详细]
聚焦性能与可持续性协同，半导体助力 AI 数据中心爆发式增长

互联网每分钟都在发生着惊人的变化：2.99亿次Teams会议被记录、2.51亿封电子邮件发出、4360万美元在线购物消费、13.89亿次Facebook和InstagramReels被播放……如今，全球数十亿用户的工作、购物、学习、沟通等日常场景已与数据的发送、处理和接收密不可分。这种爆炸式的数据需求正推动AI数据中心快速扩张，而支撑这一切的核心，正是半导体芯片。...[详细]
究竟是谁在偷对方的技术？中美半导体设备商“互掐”

半导体行业再起波澜，一桩知识产权诉讼浮出水面，所谓的先进技术又是“偷来的”？8月13日，国产刻蚀设备商北京屹唐半导体科技股份有限公司（简称“屹唐股份”，股票代码：688729.SH）正式对外发布公告，宣布就核心技术秘密被非法获取一事，向北京知识产权法院提起诉讼，被告为全球半导体设备巨头——应用材料公司（AppliedMaterials,Inc.，简称“应用材料”）。此次诉讼标的金额高达人民...[详细]
闪迪：NAND闪存市场供小于求局面将延续至少1年

11月7日消息，闪迪Sandisk高管在公司2026财年第1财季（截至2025年10月3日）财报公布后的电话会议上表示，统计季度中市场对其NAND闪存产品的需求继续超过供应能力，而这一局面预计将持续到2026日历年底乃至以后。闪迪首席执行官DavidGoeckeler提到，下游合约订单正从传统的按季提交转向连续多季的长期合同，客户为寻求稳定供应正与闪...[详细]
陈立武上任的第二个财季：扭亏为盈，战略初见成效

今日，陈立武迎来上任以来第二个完整季度的财报。在他的带领下，第三季度营收137亿美元，同比增长3%。在他的带领下，英特尔展现出显著的业绩修复和战略转型成效，长期发展动能逐步增强，短期表现积极。英特尔第三季度每股收益（EPS）为0.90美元；非通用会计准则（Non-GAAP）每股收益为0.23美元。英特尔预计2025年第四季度营收为128亿至138亿美元；每股收益（损失）为（0.14）美元，...[详细]
贸泽电子新品推荐：2025年第三季度新增超过16000个新物料

2025年10月22日–致力于快速引入新产品与新技术的业界知名代理商贸泽电子(MouserElectronics)，首要任务是提供来自1200多家知名厂商的新产品与技术，帮助客户设计出先进产品，并加快产品上市速度。贸泽旨在为客户提供全面认证的原厂产品，并提供全方位的制造商可追溯性。贸泽上一季度共推出近16500个料号，均可在订单确认后当天发货，其中仅在7月就新增逾11000个。...[详细]
Arm 出席 OPPO 开发者大会，解读端侧 AI 技术与应用新趋势

10月15日，OPPOColorOS16发布会暨OPPO开发者大会在深圳隆重召开，大会现场除发布OPPO最新技术外，还举办了多场论坛，与业界领袖共同探讨科技创新与人工智能(AI)新生态构建。在大会上，Arm受邀发表了主题演讲，分享端侧AI的演进趋势及Arm最新的LumexAI计算平台如何助力技术突破、应用创新及生态合作。端侧AI实...[详细]
“三高”并举，ICCAD Expo 2025值得期待！

一年一度的集成电路设计行业盛会2025集成电路发展论坛（成渝）暨三十一届集成电路设计业展览会（ICCAD-Expo2025）即将拉开帷幕！本届展会不仅将全面展示IC产业的最新成果，更是有着展商级别高嘉宾级别高观众级别高“三高”特质！旨在打造一个真正属于行业精英的交流、采购与合作平台。无论您是寻求前沿技术的专业观众还是意在拓展市场的实力展商 ...[详细]
全志推出 V861 双核 64 位 RISC-V 人工智能摄像头芯片

全志V861是一款全新的双核32位/64位RISC-VC907系统级封装（SiP）芯片，内置128MB片上DDR3L内存，集成1TOPS算力的人工智能神经网络处理单元（NPU），专为4K人工智能摄像头应用场景量身打造。该芯片还搭载一枚32位低功耗RISC-VE907核心，支持4Kp25分辨率的H.264/H.265视频编码与1080p60...[详细]
台积电中科 1.4 nm 晶圆厂瞄准 2028 年量产，剑指全球 AI 芯片制造中心

12月31日消息，台积电2nm制程已按计划于本季度投产。中国台湾《经济日报》今日指出，由于（2nm）良率表现优于预期，位于台中科学园区（中科）的1.4nm新厂建设进程将进一步加快。据介绍，中科新厂已于今年11月初启动基桩工程，预计在2027年底前完成风险性试产，并于2028年正式投入量产。目前，其设备大楼的招标作业已经完成，预计主体厂房工程的招标工作也将在近期陆续展开...[详细]
存储芯片价格飙涨！美光抢产能找上力积电

12月22日消息，在全球存储器持续紧缺、价格快速上涨的背景下，国际大厂正积极寻求产能合作。TechNews报道，继闪迪传出与力积电洽谈后，业界最新消息指出，美光（Micron）也与力积电就产能合作展开协商，使力积电在这一波存储器热潮中成为备受关注的合作对象。据悉，美光希望利用力积电位于铜锣的新建晶圆厂，快速导入自身技术与设备以扩充存储器产能。该厂房已完工且尚有4万至5万片月产能的扩充空间，...[详细]
意法半导体和SpaceX共庆星链全球互联关键技术合作十年历程

定制芯片十年创新历程催生了一个通过低轨卫星为家庭和企业提供宽带互联网的新兴产业星链产品是SpaceX与意法半导体法国和意大利公司合作设计，在法国、马耳他和马来西亚的工厂生产星链高性能相控阵天线采用意法半导体的BiCMOS芯片技术，为150多个国家地区的800多万用户提供高速互联网接入服务双方深入合作，聚焦加快推进现有设计项目和下一代卫星及用户终端的开发进度2025...[详细]
中国拒绝购买H200芯片全力支持华为等国产芯

12月15日消息，在白宫AI顾问看来，虽然美国已经允许H200芯片对华出售，但中国已经看穿了其中的套路，所以不会购买H200芯片。美国白宫掌管AI事务的负责人戴维萨克斯指出，中国已经摸清美国允许其购买英伟达AI芯片H200的策略，打算采用国产芯片。“他们拒绝了我们的芯片。显然他们不想要这些，我认为原因在于他们想要实现半导体行业的自立。”CEO黄仁勋上周也曾表示，他不确定中国大陆是否会接受H...[详细]
台积电日本 JASM 第二晶圆厂施工按下暂停键，消息称考虑升级至 4nm

12月12日消息，《日经亚洲》当地时间昨日报道称，台积电在日控股合资子公司JASM熊本第二晶圆厂的施工作业在10月下旬启动后近期处于暂停状态，重型设备已撤出工地。在最新一版的规划中，JASM第二晶圆厂目标建设以6nm为主导的6/7nm和40nm两类制程节点，计划2027年投产。不过有三位知情人士向日媒表示，台积电正就该晶圆厂的工艺选择进行进一步评估，可能会将其升...[详细]
台积电申请台南科学工业园区特定区用地，消息称将建设一座 2nm 晶圆厂

12月3日消息，根据台湾地区环境部门官网公示，台积电计划于台南科学工业园区特定区（南科特定区）的开发区块A土地内兴建半导体厂房及相关设施，计划基地面积约14.6公顷。台积电表示，此举旨在满足市场对高性能新品及先进计算技术的需求，厚植先进制程技术及强化竞争优势，持续发展先进制程并充分发挥产能群聚效益。此前就有消息指出，台积电拟将在中国台湾地区的2nm工艺先进制程晶圆厂在此前规...[详细]

小广播

热搜元器件