Generalplus Technology Inc. reserves the right to change this documentation without prior notice. Information provided by Generalplus Technology Inc. is
believed to be accurate and reliable. However, Generalplus Technology Inc. makes no warranty for any errors which may appear in this document. Contact
Generalplus Technology Inc. to obtain the latest version of device specifications before placing your order.
No responsibility is assumed by Generalplus
In addition, Generalplus products are not
Technology Inc. for any infringement of patent or other rights of third parties which may result from its use.
authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may
reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.
Preliminary
GPM8F3132A/3116A/3108A
Table of Contents
PAGE
Table of Contents ............................................................................................................................................................................................ 2
1. GENERAL DESCRIPTION.......................................................................................................................................................................... 5
2. FEATURES .................................................................................................................................................................................................. 5
4. SIGNAL DESCRIPTIONS ......................................................................................................................................................................... 10
5.1.1. CPU Introduction..................................................................................................................................................................... 14
5.1.2. CPU Features ......................................................................................................................................................................... 14
5.1.3. Arithmetic Logic Unit (ALU)..................................................................................................................................................... 14
5.1.4. Accumulator A register ............................................................................................................................................................ 14
5.1.5. B register................................................................................................................................................................................. 14
5.1.6. Program Status Word (PSW) .................................................................................................................................................. 14
5.1.7. Program Counter (PC) ............................................................................................................................................................ 14
5.2.2. Program Memory Allocation.................................................................................................................................................... 15
5.2.3. Data Memory Allocation .......................................................................................................................................................... 17
5.2.4. Memory Related SFR ............................................................................................................................................................. 18
5.2.4.1.
5.2.4.2.
5.2.4.3.
Program write enable bit .............................................................................................................................................. 18
Data pointer registers ................................................................................................................................................... 19
5.7.4. Pad Reset (PAD_RST)............................................................................................................................................................ 34
Reload of Timer 2......................................................................................................................................................... 59
Timer 2 Related Registers............................................................................................................................................ 63
UART0 Related Registers .................................................................................................................................................. 68
ADC Control ....................................................................................................................................................................... 74
Hall Sensors Detection and Built-in Comparators Control.................................................................................................. 89
16-bit Capture Unit Control................................................................................................................................................. 96
Sine-wave PWM control (only in GPM8F3132A) ............................................................................................................. 102
Data Transfers .................................................................................................................................................................. 107
Program Branches............................................................................................................................................................ 109
6.4.1. 12 bit mode ............................................................................................................................................................................110
6.4.2. 8 bit mode ..............................................................................................................................................................................111
7. PACKAGE INFORMATION ..................................................................................................................................................................... 112
9. REVISION HISTORY ............................................................................................................................................................................... 114