JIEJIE MICROELECTRONICS CO. , Ltd
JEU0524P
TVS Diode array for ESD Protection
FEATURES
Solid-state silicon-avalanche technology
Up to four I/O lines of protection
Low operating voltage
Ultra low capacitance
Low operating and clamping voltage
Low leakage current
RoHS compliant
Rev.4.1
DFN2510-10L
MAIN APPLICATIONS
Digital visual interface(DVI)
Display port TM interface
MDDI ports
PCI express
SATA interfaces
High definition multi-media interface(HDMI)
Pin configuration
10
9
8
7
6
PROTECTION SOLUTION TO MEET
IEC61000-4-2 (ESD) ±15kV (air), ±8kV (contact)
IEC61000-4-4 (EFT) 40A (5/50ns)
IEC61000-4-5 (Lightning) 3.5A (8/20µs)
1
2
3
4
5
Top view
MECHANICAL CHARACTERISTICS
TEL
：+86-513-83639777
DFN2510-10L package
Molding compound flammability rating: UL 94V-0
Quantity per reel: 3,000pcs
Lead finish: lead free
Marking code: 5R2P
- 1 / 5-
http://www.jjwdz.com
JEU0524P
for ESD Protection
JieJie Microelectronics CO. , Ltd
ABSOLUTE MAXIMUM RATINGS
(T
A
=25℃, RH=45%-75%, unless otherwise noted)
Parameter
Peak pulse power dissipation on 8/20μs
waveform
ESD per IEC 61000-4-2 (Air)
ESD per IEC 61000-4-2 (Contact)
Lead soldering temperature
Operating junction temperature range
Storage temperature range
Symbol
P
PP
V
ESD
T
L
T
J
T
STG
Value
100
+/- 15
+/- 8
260 (10 sec.)
-55 to +125
-55 to +150
Unit
W
kV
℃
℃
℃
ELECTRICAL CHARACTERISTICS
(T
A
=25℃)
Parameter
Reverse working voltage
Reverse breakdown voltage
Reverse leakage current
Clamping voltage
Symbol
V
RWM
V
BR
I
R
V
C
Conditions
I/O to GND
I/O to GND@ I
T
=1mA
I/O to GND
@ V
RWM
=5V
I
PP
=1A, tp=8/20μs
I
PP
=3.5A, tp=8/20μs
V
RWM
=0V, f=1MHz
I/O pin to GND
V
RWM
=0V, f=1MHz
Between I/O pins
6.0
7.5
0.1
9
11
0.5
0.25
Min
Typ
Max
5.0
9.0
1.0
10
12
0.65
0.4
Unit
V
V
μA
V
V
pF
pF
Junction capacitance
C
J
RATINGS AND V‐I CHARACTERISTICS CURVES
(T
A
=25℃, unless otherwise noted)
FIG.1:V- I curve characteristics
(Uni-directional)
I
F
I
FIG.2: Pulse waveform
Percent of I
PPM
100
90
Peak value
front time: T1 = 1.25×T = 8×(1±20%)μs
time to half value: T2 = 20×(1±20%)μs
(8/20μs)
V
C
V
BR
V
RWM
V
I
R
V
F
I
T
50
T2
Half value
I
PP
10
0
0
t(μs)
T
T1
10
20
30
40
TEL
：+86-513-83639777
- 2 / 5-
http://www.jjwdz.com
JEU0524P
for ESD Protection
P
PP
derating in percentage(%)
100
80
60
40
20
0
0
T
A
(
℃
)
75
100
JieJie Microelectronics CO. , Ltd
FIG.3: Pulse derating curve
100
90
FIG.4: ESD clamping
(8KV contact)
Percent of I
PPM
30ns
60ns
25
50
125
150
175
10
0
0
t(ns)
tr 0.7 to 1ns
30
60
PACKAGE MECHANICAL DATA
D
E
Top view
A
A1
Symbol
A
A1
A2
b
L
Millimeter
Min.
0.50
0.00
Max.
0.65
0.05
Inches
Min.
0.020
0.000
Max.
0.026
0.002
A2
Side view
e
0.13REF.
0.15
0.35
2.40
0.90
0.25
0.45
2.60
1.10
0.005REF.
0.006
0.014
0.094
0.035
0.010
0.018
0.102
0.043
2
1
b1
D
E
b
b1
Bottom view
0.675
1.0
0.5
e
L
0.50BSC
0.30
0.425
0.020BSC
0.012
0.017
0.875
0.2
0.4
Recommended soldering footprint
1.55
0.2
TEL
：+86-513-83639777
- 3 / 5-
http://www.jjwdz.com
JEU0524P
for ESD Protection
PACKAGE INFORMATION
JieJie Microelectronics CO. , Ltd
Dimensions
Millimeter
1.15±0.05
2.70±0.05
0.59±0.05
4.00±0.10
4.00±0.10
2.00±0.05
0.20±0.02
1.75±0.10
3.50±0.05
1.55±0.05
0.60±0.10
8.0±0.10
2.0±0.5
4.0±0.5
13.0±0.5
8.4±1.5
14.9(max)
60
178±2.0
Inches
0.045±0.002
0.106±0.002
0.023±0.002
0.157±0.004
0.157±0.004
0.079±0.002
0.008±0.001
0.069±0.004
0.138±0.002
0.061±0.002
0.024±0.004
0.315±0.004
0.079±0.020
0.157±0.020
0.512±0.020
0.331±0.059
0.587(max)
2.362
7±0.079
Symbol
A0
B0
K0
P0
P1
P2
T
E
F
D0
D1
W
B
H
C
G
T1
N
D
ORDERING INFORMATION
Part Number
JEU0524P
Package
DFN2510-10L
Quantity Per Reel (PCS)
3,000
Reel Size
7 Inch
TEL
：+86-513-83639777
- 4 / 5-
http://www.jjwdz.com
JEU0524P
for ESD Protection
MARKING CODE
JieJie Microelectronics CO. , Ltd
Part Number
Marking Code
JEU0524P
5R2P
Information furnished in this document is believed to be accurate and reliable. However, Jiangsu
JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without
consideration for such information nor use beyond it.
Information mentioned in this document is subject to change without notice, apart from that when
an agreement is signed, Jiangsu JieJie complies with the agreement.
Products and information provided in this document have no infringement of patents. Jiangsu
JieJie assumes no responsibility for any infringement of other rights of third parties which may
result from the use of such products and information.
This document is the 4.1st version which is made in 4-Aug.-2018. This document supersedes
and replaces all information previously supplied.
is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.
Copyright
©
2018 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.
TEL
：+86-513-83639777
- 5 / 5-
http://www.jjwdz.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
