US2A THRU US2M
SMAG Plastic-Encapsulate Diodes
High Efficient Rectifier
Features
●I
o
2A
SMAG
50V-1000V
●VRRM
●High
surge current capability
●
Glass passivated chip
●
Polarity: Color band denotes cathode
Applications
●
Rectifier
Marking
●
US2X
X
:
From A To M
US
Item
Repetitive Peak Reverse Voltage
Maximum RMS Voltage
Symbol Unit
V
RRM
V
RMS
Conditions
2A
50
35
2B
100
70
2D
200
140
2F
300
2G
400
2J
600
420
2K
2M
V
V
60Hz Half-sine wave, Resistance
load, TL=110
℃
60Hz Half-sine wave,1 cycle,
Ta=25℃
800 1000
560
700
210 280
Average Forward Current
Surge(Non-repetitive)Forward
Current
Junction Temperature
Storage Temperature
I
F(AV)
I
FSM
T
J
T
STG
A
2.0
50
-55 ~ +150
-55 ~ +150
A
℃
℃
Electrical Characteristics (Ta=25℃ Unless otherwise specified)
US
Item
Peak Forward Voltage
Peak Reverse Current
Reverse Recovery time
Thermal
Resistance(Typical)
Symbol
V
FM
I
RRM1
I
RRM2
t
rr
R
θ
J-A
Unit
V
μA
ns
Test Condition
I
FM
=2.0A
V
RM
=V
RRM
Ta=25℃
1A 1B 1D
2A 2B 2D
1.0
1F
2F
1G
2G
1.3
5
1J
2J
1K
2K
1.7
1M
2M
Ta=100℃
I
F
=0.5A I
R
=1A
I
RR
=0.25A
100
50
80
1)
75
Between junction and ambient
℃
/W
Between junction and terminal
R
θ
J-L
20
1)
Notes:
Thermal resistance from junction to ambient and from junction to lead mounted on P.C.B. with 0.2" x 0.2" (5.0 mm x 5.0 mm) copper
pad areas
H
igh Diode Semiconductor
1
Typical Characteristics
FIG.1: FORWARD CURRENT DERATING CURVE
IO(A)
3.50
FIG.2: MAXIMUM NON-REPETITIVE FORWARD URGE CURRENT
IFSM(A)
50
3.00
40
2.50
8.3ms Single Half Sine Wave
JEDEC Method
2.00
30
1.50
20
1.00
60Hz Resistive or Inductive Load
P.C.B. Mounted on 0.3"×0.3"(8.0mm×8.0mm)
Copper Pad Areas
10
0.50
0
50
70
90
110
130
150
TL(
℃
)
0
1
10
100
Number of Cycles
IR(uA)
FIG.3: TYPICAL FORWARD CHARACTERISTICS
FIG.4
：
TYPICAL REVERSE CHARACTERISTICS
1000
IF(A)
10
TJ=25
℃
Pulse width=300us
1% Duty Cycle
1.0
US2A-D
100
Tj=100
℃
0.1
10
0.01
US2F-G
US2J-M
1.0
Tj=25
℃
0.001
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
VF(V)
0.1
0
20
40
60
80
100
Voltage(%)
FIG.5: Diagram of circuit and Testing wave form of reverse recovery time
I
D
IF
t
rr
V
R
I
F
R
L
0
I
RR
t
I
R
H
igh Diode Semiconductor
2
全文预览
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
