CS0806S
Ultra-Low Capacitance TVS Protection
Features
•
Transient protection for high-speed data lines
IEC 61000-4-2 (ESD) ±15kV (Air)
±8kV (Contact)
IEC 61000-4-4 (EFT) 40A (5/50 ns)
Cable Discharge Event (CDE)
Package optimized for high-speed lines
Ultra-small package (2.5mm× 1.0mm× 0.55mm)
Protects four data lines
Ultra Low capacitance: 0.6pF for each channel
Low leakage current: 0.1µA @ V
RWM
(Typical)
Low clamping voltage
Each I/O pin can withstand over 1000 ESD
strikes for ±8kV contact discharge
Pb free & RoHS Compliant
Applications
•
•
•
•
•
•
•
•
Serial ATA
PCI Express
Desktops, Servers and Notebooks
MDDI Ports
USB2.0 Power and Data Line Protection
Display Ports
High Definition Multi-Media Interface (HDMI)
Digital Visual Interfaces (DVI)
•
•
•
•
•
•
•
•
Mechanical Characteristics
•
•
•
•
DFN-10L package
Flammability Rating: UL 94V-0
Marking: Part numbe , Date
Packaging: Tape and Reel
General Description
CS0806S is an ultra-low capacitance Transient
Voltage Suppressor (TVS) designed to provide
electrostatic discharge (ESD) protection for high-
speed data interfaces. With typical capacitance of
0.6pF only, CS0806S is designed to protect parasitic-
sensitive systems against over-voltage and over-
current transient events. It complies with IEC 61000-
4-2 (ESD), Level 4 (±15kV air, ±8kV contact
discharge), IEC 61000-4-4 (electrical fast transient -
EFT) (40A, 5/50 ns), very fast charged device model
(CDM) ESD and cable discharge event (CDE), etc.
CS0806S uses ultra-small DFN-10L package. Each
CS0806S device can protect four high-speed data lines.
The combined features of ultra-low capacitance, ultra-
small size and high ESD robustness make CS0806S
deal for high-speed data ports and high-frequency lines
(e.g., HDMI & DVI) applications. The low clamping
voltage of the CS0806S guarantees a minimum stress
on the protected IC.
Circuit Diagram
Pin Configuration
DFN-10L
(Top View)
CS0806S Rev.0.9
Silergy Corp. Confidential- Prepared for Customer Use Only
1
CS0806S
Ultra-Low Capacitance TVS Protection
Absolute Maximum Rating
Symbol
Parameter
ESD per IEC 61000-4-2 (Air)
ESD per IEC 61000-4-2 (Contact)
Operating Temperature
Storage Temperature
Value
±17
±12
-55/+125
-55/+150
Units
kV
°
C
°
C
V
ESD
T
OPT
T
STG
Electrical Characteristics (T = 25° C)
Symbol
V
Parameter
Nominal Reverse Working Voltage
Reverse Leakage Current @ V
RWM
Reverse Breakdown Voltage @ I
T
Test Current for Reverse Breakdown
Clamping Voltage @ I
PP
Maximum Peak Pulse Current
Parasitic Capacitance
Reverse Voltage
Small Signal Frequency
Forward Current
Forward Voltage @ I
F
Test Co dition
Minimum
Uni-Directional TVS
Typical
Maximum
5.0
V
RWM
= 5V, T = 25° C
Between I/O and GND
I
T
= 1mA
Between I/O and GND
I
PP
= 1A, t
p
= 8/20µs
Between I/O and GND
V
R
= 0V, f = 1MHz
Between I/O and GND
V
R
= 0V, V
pin3,8
= 0V, f = 1MHz
Between I/O and I/O
0.1
6.0
8.0
1.0
10.0
12
0.6
0.05
0.8
0.08
Units
V
µA
V
V
pF
pF
RWM
V
I
R
BR
I
T
I
PP
C
V
C
ESD
V
R
f
I
F
V
F
Symbol
V
RWM
I
R
V
BR
V
C
C
ESD
C
ESD
CS0806S Rev.0.9
Silergy Corp. Confidential- Prepared for Customer Use Only
2
CS0806S
Ultra-Low Capacitance TVS Protection
Application Information
Pin Connection in PCB
CS0806S provides ESD protection for four data lines
simultaneously. The pin connection is shown in the
figure below.
Four parallel data lines, from inner IC to I/O port
connector, could connect to CS0806S four I/O pins
directly. Pin 3&8 of CS0806S is the GND pin, which
should connect to the GND of PCB. The wire should
be as short as possible in order to minimize the
parasitic inductance.
I/O1
PCB Layout Guidelines
For optimum ESD protection and the whole circuit
performance, the following PCB layout guidelines are
recommended:
•
CS0806S GND pin to the PCB GND rail path
should be as short as possible. It could reduce the
ESD transient return path to GND.
The vias connecting CS0806S GND pins to the
PCB GND should be wide.
Place CS0806S as close to the connector port as
possible. It could reduce the parasitic inductance
and restrict ESD coupling into adjacent traces.
Avoid running critical signals near board edges.
•
•
1
To I/O Port
Connector
Data lines
I/O2
10
To Inner IC
Data lines
•
2
9
GND
3
I/O3
8
4
To I/O Port
Connector
Data lines
I/O4
7
To Inner IC
Data lines
5
6
Figure 1 CS0806S pin connection in PCB
CS0806S Rev.0.9
Silergy Corp. Confidential- Prepared for Customer Use Only
4
测试/测量
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
