KIA
SEMICONDUCTORS
THREE TERMINAL POSITIVE
VOLTAGE REGULATORS 12V
78L12
1.Description
The KIA78L12 is monolithic fixed voltage regulator integrated circuit.It is suitable for applications
that required supply current up to 100mA.
2.Features
n
n
n
n
n
Output current up to 100mA
No external part needed
Thermal overload shutdown protection
Short circuit current limiting
SOT89 package
3.Applications
n
n
Battery-powered circuitry
Post regulator for switching power supply
4.
Pinning information
Pin
1
2
SOT-89Front View
3
Description
V
OUT
GND
V
IN
1 of 3
Rev 1.1 NOV 2015
KIA
SEMICONDUCTORS
THREE TERMINAL POSITIVE
VOLTAGE REGULATORS 12V
78L12
5.
Maximum ratings
Parameter
Input voltage
Power dissipation
Junction temperature
Operating temperature
Storage temperature
Symbol
V
IN
P
D
T
J
T
OPR
T
STG
(Ta=25°C,unless otherwise notes)
Rating
Units
35
500
-20~+125
-20~+85
-65~+150
V
mW
°C
°C
°C
6.
Electrical characteristics
(V
IN
=19V,I
OUT
=40mA,C
IN
=0.33uF,C
OUT
=0.1uF,T
J
=25°C,unless otherwise notes)
Parameter
Symbol
Condition
Min
11.52
Output voltage
V
OUT
14.5V<V
IN
<27V
1.0mA<I
OUT
<40mA
1.0mA<I
OUT
<70mA
14.5V<V
IN
<27V
16V<V
IN
<27V
1.0mA<I
OUT
<100mA
1.0mA<I
OUT
<40mA
11.4
11.16
-
-
-
-
-
16V<V
IN
<27V
1.0mA<I
OUT
<40mA
10Hz<f<100KHz
15V<V
IN
<25V, f=120Hz
-
-
-
36
Typ
12
12
12
120
100
20
10
3.2
0.15
0.08
80
41
Max
12.48
12.6
12.84
250
200
100
50
6.5
1.5
0.1
-
-
Unit
V
V
V
mV
mV
mV
mV
mA
mA
mA
uVrm
dB
Line regulation
Load regulation
Quiescent current
Quiescent current change
Output noise voltage
Ripple rejection ratio
Reg line
Reg load
I
Q
ΔI
Q
V
ON
RR
Dropout voltage
V
D
-
1.7
-
V
Note1:The maximum steady state usable output current is dependent on input voltage,heat sinking,lead
length of the package and copper patten of PCB.
2 of 3
Rev 1.1 NOV 2015
KIA
SEMICONDUCTORS
THREE TERMINAL POSITIVE
VOLTAGE REGULATORS 12V
78L12
7.
Appllcation circuits
Note1:The input voltage must remain typically 1.7V above the output voltage.
Note2:Bypass capacitors are recommended for optimum stability and transient reponse and
should be located as close as possible to the regulators.
8.
Package outline
Dim
A
B
B1
C
D
D1
e
e1
E
H
L
min
1.40
0.40
0.35
0.35
4.40
1.35
1.50 BSC
3.00 BSC
2.29
3.75
0.80
max
1.60
0.56
0.48
0.44
4.60
1.83
2.60
4.25
1.20
3 of 3
Rev 1.1 NOV 2015
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
