74HC4053/
74HCT4053
Triple 2-channel analog multiplexer/demultiplexer
1. General description
The 74HC4053; 74HCT4053 is a high-speed Si-gate CMOS device and is pin compatible
with the HEF4053B. It is specified in compliance with JEDEC standard no. 7A.
The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a
common enable input (E). Each multiplexer/demultiplexer has two independent
inputs/outputs (nY0 and nY1), a common input/output (nZ) and three digital select
inputs (Sn). With E LOW, one of the two switches is selected (low-impedance ON-state)
by S1 to S3. With E HIGH, all switches are in the high-impedance OFF-state, independent
of S1 to S3.
V
CC
and GND are the supply voltage pins for the digital control inputs (S0 to S2, and E).
The V
CC
to GND ranges are 2.0 V to 10.0 V for 74HC4053 and 4.5 V to 5.5 V for
74HCT4053. The analog inputs/outputs (nY0 to nY1, and nZ) can swing between V
CC
as
a positive limit and V
EE
as a negative limit. V
CC
V
EE
may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, V
EE
is connected to GND (typically
ground).
2. Features and benefits
Wide analog input voltage range from
5
V to +5 V
Low ON resistance:
80
(typical) at V
CC
V
EE
= 4.5 V
70
(typical) at V
CC
V
EE
= 6.0 V
60
(typical) at V
CC
V
EE
= 9.0 V
Logic level translation: to enable 5 V logic to communicate with
5
V analog signals
Typical ‘break before make’ built-in
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C
3. Applications
Analog multiplexing and demultiplexing
Digital multiplexing and demultiplexing
Signal gating
http://www.hgsemi.com.cn
1
2018 AUG
74HC4053/
74HCT4053
4. Functional diagram
E
6
V
CC
16
13 1Y1
S1 11
LOGIC
LEVEL
CONVERSION
DECODER
12 1Y0
14 1Z
1 2Y1
S2 10
LOGIC
LEVEL
CONVERSION
2 2Y0
15 2Z
3 3Y1
S3 9
LOGIC
LEVEL
CONVERSION
5 3Y0
4 3Z
8
GND
7
V
EE
001aak341
Fig 1.
Functional diagram
6
11
10
9
S1
S2
S3
1Y0
1Y1
1Z
2Y0
2Y1
2Z
3Y0
3Y1
6
E
3Z
12
13
14
2
1
15
5
3
4
10
15
#
11
14
#
EN
MUX/DMUX
0
0
×
1
0/1
1
12
13
2
1
9
4
#
5
3
001aae126
001aae125
Fig 2.
Logic symbol
Fig 3.
IEC logic symbol
http://www.hgsemi.com.cn
2
2018 AUG
74HC4053/
74HCT4053
Y
V
CC
V
EE
V
CC
V
CC
V
CC
from
logic
V
EE
Z
V
EE
001aad544
Fig 4.
Schematic diagram (one switch)
5. Pinning information
5.1 Pinning
74HC4053
74HCT4053
2Y1
2Y0
3Y1
3Z
3Y0
E
V
EE
GND
1
2
3
4
5
6
7
8
001aae127
74HC4053
74HCT4053
16 V
CC
15 2Z
14 1Z
13 1Y1
12 1Y0
11 S1
10 S2
9
S3
3Y0
E
V
EE
5
6
7
8
GND
S3
9
V
CC(1)
12 1Y0
11 S1
10 S2
terminal 1
index area
2Y0
3Y1
3Z
2
3
4
16 V
CC
15 2Z
14 1Z
13 1Y1
2Y1
1
001aae128
Transparent top view
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to V
CC
.
Fig 5.
Pin configuration DIP16, SO16, and (T)SSOP16
Fig 6.
Pin configuration DHVQFN16
http://www.hgsemi.com.cn
3
2018 AUG
74HC4053/
74HCT4053
5.2 Pin description
Table 2.
Symbol
E
V
EE
GND
S1, S2, S3
1Y0, 2Y0, 3Y0
1Y1, 2Y1, 3Y1
1Z, 2Z, 3Z
V
CC
Pin description
Pin
6
7
8
11, 10, 9
12, 2, 5
13, 1, 3
14, 15, 4
16
Description
enable input (active LOW)
supply voltage
ground supply voltage
select input
independent input or output
independent input or output
common output or input
supply voltage
6. Functional description
Table 3.
Inputs
E
L
L
H
[1]
Function table
[1]
Channel on
Sn
L
H
X
nY0 to nZ
nY1 to nZ
switches off
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V
SS
= 0 V (ground).
Symbol
V
CC
I
IK
I
SK
I
SW
I
EE
I
CC
I
GND
T
stg
P
tot
Parameter
supply voltage
input clamping current
switch clamping current
switch current
supply current
supply current
ground current
storage temperature
total power dissipation
DIP16 package
SO16, (T)SSOP16, and
DHVQFN16 package
P
[1]
[2]
[3]
Conditions
[1]
Min
0.5
-
-
-
-
-
-
65
-
-
-
Max
+11.0
20
20
25
20
50
50
+150
750
500
100
Unit
V
mA
mA
mA
mA
mA
mA
C
mW
mW
mW
V
I
<
0.5
V or V
I
> V
CC
+ 0.5 V
V
SW
<
0.5
V or V
SW
> V
CC
+ 0.5 V
0.5
V < V
SW
< V
CC
+ 0.5 V
power dissipation
per switch
To avoid drawing V
CC
current out of terminal nZ, when switch current flows into terminals nYn, the voltage drop across the bidirectional
switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no V
CC
current will flow out of terminals nYn, and in this case
there is no limit for the voltage drop across the switch, but the voltages at nYn and nZ may not exceed V
CC
or V
EE
.
For DIP16 packages: above 70
C
the value of P
tot
derates linearly with 12 mW/K.
[2]
http://www.hgsemi.com.cn
4
2018 AUG
74HC4053/
74HCT4053
[3]
For SO16 packages: above 70
C
the value of P
tot
derates linearly with 8 mW/K.
For SSOP16 and TSSOP16 packages: above 60
C
the value of P
tot
derates linearly with 5.5 mW/K.
For DHVQFN16 packages: above 60
C
the value of P
tot
derates linearly with 4.5 mW/K.
8. Recommended operating conditions
Table 5.
Symbol
V
CC
Recommended operating conditions
Parameter
supply voltage
Conditions
Min
see Figure 7
and Figure 8
V
CC
GND
V
CC
V
EE
V
I
V
SW
T
amb
t/V
input voltage
switch voltage
ambient temperature
input transition rise and fall
rate
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
CC
= 10.0 V
2.0
2.0
GND
V
EE
40
-
-
-
-
5.0
5.0
-
-
+25
-
1.67
-
-
10.0
10.0
V
CC
V
CC
+125
625
139
83
31
4.5
2.0
GND
V
EE
40
-
-
-
-
5.0
5.0
-
-
+25
-
1.67
-
-
5.5
10.0
V
CC
V
CC
+125
-
139
-
-
V
V
V
V
C
ns/V
ns/V
ns/V
ns/V
74HC4053
Typ
Max
Min
74HCT4053
Typ
Max
Unit
10
V
CC
−
GND
(V)
8
001aad545
10
V
CC
−
GND
(V)
8
001aad546
6
operating area
6
operating area
4
4
2
2
0
0
2
4
6
8
10
V
CC
−
V
EE
(V)
0
0
2
4
6
8
10
V
CC
−
V
EE
(V)
Fig 7.
Guaranteed operating area as a function of the
supply voltages for 74HC4053
Fig 8.
Guaranteed operating area as a function of the
supply voltages for 74HCT4053
http://www.hgsemi.com.cn
5
2018 AUG
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
