DATA SHEET
SD620CS~SD6100CS
SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS
20 to 100 Volts
CURRENT
6.0 Amperes
VOLTAGE
FEATURES
• Plastic package has Underwriters Laboratory
Flammability Classification 94V-O
• For surface mounted applications
• Built-in strain relief
• Low power loss, High efficiency
• High surge capacity
0.040(1.0)
.02(0.5)
.032(0.8)
.012(0.3)
.264(6.7)
.248(6.3)
TO-252 / DPAK
Unit : inch (mm)
.098(2.5)
.082(2.1)
.024(0.6)
.016(0.4)
• For use in low voltage high frequency inverters, free wheeling, and
polarity protection applications
• High temperature soldering guaranteed:260
oC/10
seconds at terminals
• Both normal and Pb free product are available :
Normal : 80~95% Sn, 5~20% Pb
Pb free: 98.5% Sn above
.09 .09
(2.3) (2.3)
.225(5.7)
.209(5.3)
.106(2.7)
.090(2.3)
.063(1.6)
.047(1.2)
• Low profile package
.216(5.5)
.200(5.1)
.071(1.8)
.051(1.3)
MECHANICALDATA
Case: D PAK/TO-252 molded plastic
Terminals: Solder plated, solderable per MIL-STD-750,Method 2026
Polarity: As marking
Standard packaging: 16mm tape (EIA-481)
Weight: 0.015 ounces, 0.4grams.
C
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25°C ambient temperature unless otherwise specified. Single phase, half wave, 60 Hz, resistive or inductive load.
For capacitive load, derate current by 20%
PAR AME T E R
M a xi m um R e c ur r e nt P e a k R e ve r s e V o l t a g e
M a xi m um R M S V o l t a g e
M a xi m um D C B l o c k i ng V o l t a g e
M a xi m um A ve r a g e F o r w a r d C ur r e nt . 3 7 5 " ( 9 . 5 m m )
l e a d l e ng t h a t Tc = 7 5
O
C
P e a k F o r w a r d S ur g e C ur r e nt : 8 . 3 m s s i ng l e ha l f s i ne - w a ve
s up e r i m p o s e d o n r a t e d l o a d ( J E D E C m e t ho d )
M a xi m um F o r w a r d V o l t a g e a t 3 . 0 A p e r l e g
M a xi m um D C R e ve r s e C ur r e nt TJ = 2 5
O
C
a t R a t e d D C B l o c k i ng Vo l t a g e TJ = 1 0 0
O
C
Ty p i c a l T h e r m a l R e s i s t a n c e
O p e r a t i n g J u n c t i o n Te m p e r a t u r e R a n g
S t o r a g e Te m p e r a t u r e R a n g
S YM B OL S D 6 2 0 C S S D 6 3 0 C S S D 6 4 0 C S S D 6 5 0 C S S D 6 6 0 C S S D 6 8 0 C S S D 6 1 0 0 C S U N IT S
V
RRM
V
RMS
V
DC
I
AV
I
F S M
V
F
0 .5 5
0 .2
20
5
-5 0 to +1 2 5
-5 0 to +1 5 0
O
20
14
20
30
21
30
40
28
40
50
35
50
6 .0
75
0 .7 0
60
42
60
80
56
80
100
70
100
V
V
V
A
A
0 .8 5
V
I
R
mA
RθJ C
T
J
T
J
, T
S TG
C /W
O
C
C
O
Note: Both Bonding and Chip structure are available.
STAD-FEB.27.2004
PAGE . 1
RATING AND CHARACTERISTIC CURVES
AVERAGE FORWARD CURRENT
10.0
8.0
6.0
4.0
2.0
0
0
PEAK FORWARDSURGE CURRENT,
AMPERES
90
75
60
45
30
15
50
100
O
150
0
1
10
NO. OF CYCLE AT 60HZ
100
CASE TEMPERATURE, C
Fig.1- FORWARD CURRENT DERATING CURVE
Fig.2-MAXIMUMNON-REPETITIVEPEAK
FORWARD SURGE CURRENT
10000
10
1000
FORWARD CURRENT, AMPERES
T
J
=125 C
O
20-40V
50-60V
REVERSE CURRENT, uA
100
T
J
=75 C
O
80-100V
1.0
10
T
J
=25 C
O
1.0
0.1
20
40
60
80
20-40V
50-60V
80-100V
100
0.1
0.20
0.40
0.60
0.80
1.00
PERCENT OF RATED PEAK REVERSE VOLTAGE, %
FORWARD VOLTAGE, VOLTS
Fig.3- TYPICAL REVERSE CHARACTERISTIC
Fig.4- TYPICAL INSTANTANEOUS FORWARD
CHRACTERISTIC
STAD-FEB.27.2004
PAGE . 2
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
