ESMT
Mobile SDRAM
M52D128168A
2M x 16 Bit x 4 Banks
Mobile Synchronous DRAM
FEATURES
1.8V power supply
LVCMOS compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
- CAS Latency (2 & 3)
- Burst Length (1, 2, 4, 8 & full page)
- Burst Type (Sequential & Interleave)
EMRS cycle with address
All inputs are sampled at the positive going edge of the
system clock
Special function support
-
PASR (Partial Array Self Refresh)
-
TCSR (Temperature Compensated Self Refresh)
-
DS (Driver Strength)
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
ORDERING INFORMATION
Product ID
M52D128168A-7TG
M52D128168A-7BG
Max Freq.
143MHz
143MHz
Package
54 TSOP II
54 Ball FBGA
54 TSOP II
54 Ball FBGA
54 TSOP II
54 Ball FBGA
Comments
Pb-free
Pb-free
Pb-free
Pb-free
Pb-free
Pb-free
M52D128168A-7.5TG 133MHz
M52D128168A-7.5BG 133MHz
M52D128168A-10TG
M52D128168A-10BG
100MHz
100MHz
GENERAL DESCRIPTION
The M52D128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152
words by 16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are
possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies
allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.
PIN ASSIGNMENT (Top View)
V
DD
DQ0
V
DDQ
DQ1
DQ2
V
SSQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
V
SSQ
DQ7
V
DD
LDQM
WE
CAS
RAS
CS
BA0
BA1
A
10
/AP
A
0
A
1
A
2
A
3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SSQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
V
SSQ
DQ10
DQ9
V
DDQ
DQ8
V
SS
NC
UDQM
CLK
CKE
NC
A
11
A
9
A
8
A
7
A
6
A
5
A
4
V
SS
1
A
VSS
2
DQ15
3
VSSQ
4
5
6
7
VDDQ
8
DQ0
9
VDD
B
DQ14
DQ13
VDDQ
VSSQ
DQ2
DQ1
C
DQ12
DQ11
VSSQ
VDDQ
DQ4
DQ3
D
DQ10
DQ9
VDDQ
VSSQ
DQ6
DQ5
E
DQ8
NC
VSS
VDD
LDQM
DQ7
F
UDQM
CLK
CKE
CAS
RAS
WE
G
NC
A11
A9
BA0
BA1
CS
H
A8
A7
A6
A0
A1
A10
J
VSS
A5
A4
A3
A2
VDD
54 Ball FBGA
(8x8mm)
(mm ball pitch)
Elite Semiconductor Memory Technology Inc.
Publication Date: Aug. 2009
Revision: 1.3
1/48
ESMT
FUNCTIONAL BLOCK DIAGRAM
CLK
CKE
Address
Mode
Register
Clock
Generator
M52D128168A
Bank D
Bank C
Bank B
Row Decoder
Row
Address
Buffer
&
Refresh
Counter
Bank A
Sense Amplifier
Command Decoder
Control Logic
CS
RAS
CAS
WE
Input & Output
Buffer
Latch Circuit
Column
Address
Buffer
&
Refresh
Counter
L(U)DQM
Column Decoder
Data Control Circuit
DQ
PIN FUNCTION DESCRIPTION
PIN
CLK
CS
CKE
A0 ~ A11
BA0 , BA1
NAME
System Clock
Chip Select
Clock Enable
Address
Bank Select Address
INPUT FUNCTION
Active on the positive going edge to sample all inputs
Disables or enables device operation by masking or enabling all
inputs except CLK , CKE and L(U)DQM
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior new command.
Disable input buffers for power down in standby.
Row / column address are multiplexed on the same pins.
Row address : RA0~RA11, column address : CA0~CA8
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
Latches row addresses on the positive going edge of the CLK with
RAS
Row Address Strobe
RAS low.
Enables row access & precharge.
Latches column address on the positive going edge of the CLK with
CAS
Column Address Strobe
CAS low.
Enables column access.
Enables write operation and row precharge.
WE
Write Enable
Data Input / Output Mask
Data Input / Output
Power Supply / Ground
Data Output Power / Ground
No Connection
Latches data in starting from CAS ,
WE
active.
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when L(U)DQM active.
Data inputs / outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to provide
improved noise immunity.
This pin is recommended to be left No Connection on the device.
L(U)DQM
DQ0 ~ DQ15
VDD / VSS
VDDQ / VSSQ
NC
Elite Semiconductor Memory Technology Inc.
Publication Date: Aug. 2009
Revision: 1.3
2/48
ESMT
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Voltage on any pin relative to V
SS
Voltage on V
DD
supply relative to V
SS
Storage temperature
Power dissipation
Short circuit current
Note:
SYMBOL
V
IN
, V
OUT
V
DD
, V
DDQ
T
STG
P
D
I
OS
VALUE
-1.0 ~ 2.6
-1.0 ~ 2.6
-55 ~ +150
1
50
M52D128168A
UNIT
V
V
°
C
W
mA
Permanent device damage may occur if ABSOLUTE MAXIMUM RATING are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITION
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= 0 to 70
°
C )
PARAMETER
Supply voltage
Input logic high voltage
Input logic low voltage
Output logic high voltage
Output logic low voltage
Input leakage current
Output leakage current
Note:
SYMBOL
V
DD
, V
DDQ
V
IH
V
IL
V
OH
V
OL
I
IL
I
OL
MIN
1.7
0.8xV
DDQ
-0.3
V
DDQ
-0.2
-
-2
-2
TYP
1.8
1.8
0
-
-
-
-
MAX
1.9
V
DDQ
+0.3
0.3
-
0.2
2
2
UNIT
V
V
V
V
V
1
2
I
OH
= -0.1mA
I
OL
= 0.1mA
3
4
NOTE
μ
A
μ
A
1. V
IH
(max) = 2.2V AC for pulse width
≤
3ns acceptable.
2. V
IL
(min) = -1.0V AC for pulse width
≤
3ns acceptable.
3. Any input 0V
≤
V
IN
≤
V
DDQ
, all other pins are not under test = 0V.
4. D
out
is disabled, 0V
≤
V
OUT
≤
V
DDQ
.
CAPACITANCE
(V
DD
= 1.8V, T
A
= 25
°
C , f = 1MHz)
PARAMETER
Input capacitance (A0 ~ A11, BA0 ~ BA1)
Input capacitance
(CLK, CKE, CS , RAS , CAS ,
WE
&
L(U)DQM)
Data input/output capacitance (DQ0 ~ DQ15)
C
IN2
1.5
3.5
pF
SYMBOL
C
IN1
MIN
1.5
MAX
3.0
UNIT
pF
C
OUT
2.0
4.5
pF
Elite Semiconductor Memory Technology Inc.
Publication Date: Aug. 2009
Revision: 1.3
3/48
ESMT
DC CHARACTERISTICS
Recommended operating condition unless otherwise noted，T
A
= 0 to 70
°
C
Parameter
Operating Current
(One Bank Active)
Precharge Standby
Current in power-down
mode
Precharge Standby
Current in non
power-down mode
Symbol
Test Condition
Burst Length = 1
t
RC
≥
t
RC
(min), t
CC
≥
t
CC
(min), I
OL
= 0mA
CKE
≤
V
IL
(max), t
CC
=15ns
CKE
≤
V
IL
(max), CLK
≤
V
IL
(max), t
CC
=
∞
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
=10ns
Input signals are changed one time during 20ns
I
CC2NS
Active Standby Current
in power-down mode
Active Standby Current
in non power-down
mode
(One Bank Active)
Operating Current
(Burst Mode)
Refresh Current
I
CC3P
I
CC3PS
I
CC3N
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
CKE
≤
V
IL
(max), t
CC
=15ns
CKE
≤
V
IL
(max), CLK
≤
V
IL
(max), t
CC
=
∞
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 2clks
All other pins
≥
V
DD
-0.2V or
≤
0.2V
I
CC3NS
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
I
OL
= 0mA, Page Burst
All Band Activated, t
CCD
= t
CCD
(min)
t
RFC
≥
t
RFC
(min)
TCSR range
Self Refresh Current
I
CC6
CKE
≤
0.2V
4 Banks
2 Bank
1 Bank
Deep Power Down
Current
I
CC7
CKE
≤
0.2V
80
130
15
380
360
340
M52D128168A
Version
-7
70
-7.5
65
0.5
0.5
10
-10
65
Unit Note
I
CC1
I
CC2P
I
CC2PS
I
CC2N
mA
mA
mA
mA
1
10
5
2
25
mA
mA
mA
15
75
120
45
400
380
350
10
70
100
70
450
450
350
mA
mA
uA
°C
1
2
I
CC4
I
CC5
uA
uA
Note:
1.Measured with outputs open. Addresses are changed only one time during t
CC
(min).
2.Refresh period is 64ms. Addresses are changed only one time during t
CC
(min).
Elite Semiconductor Memory Technology Inc.
Publication Date: Aug. 2009
Revision: 1.3
4/48
ESMT
AC OPERATING TEST CONDITIONS
(V
DD
=1.8V
±
0.1V, T
A
= 0 °C ~ 70 °C )
Parameter
Input levels (Vih/Vil)
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
Output load condition
1.8V
M52D128168A
Value
0.9 x V
DDQ
/ 0.2
0.5 x V
DDQ
tr / tf = 1 / 1
0.5 x V
DDQ
See Fig.2
Vtt =0.5x VDDQ
Unit
V
V
ns
V
13.9K
50
Output
VOH(DC) = VDDQ-0.2V, IOH = -0.1mA
VOL(DC) = 0.2V, IOL = 0.1mA
Output
Z0=50
20 pF
10.6K
20 pF
(Fig.1) DC Output Load circuit
(Fig.2) AC Output Load Circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Row active to row active delay
RAS to CAS delay
Row precharge time
Row active time
@Operating
@Auto refresh
Last data in to new col. Address delay
Last data in to row precharge
Last data in to burst stop
Col. Address to col. Address delay
Mode Register command to Active or Refresh
Command
Refresh period(4,096 rows)
Number of valid output
data
Symbol
t
RRD
(min)
t
RCD
(min)
t
RP
(min)
t
RAS
(min)
t
RAS
(max)
Row cycle time
t
RC
(min)
t
RFC
(min)
t
CDL
(min)
t
RDL
(min)
t
BDL
(min)
t
CCD
(min)
t
MRD
(min)
t
REF
(max)
CAS latency=3
CAS latency=2
63
Version
-7
14
14
14
42
-7.5
15
15
15
48
100
67.5
80
1
2
1
1
2
64
2
1
90
-10
20
20
20
50
Unit
ns
ns
ns
ns
us
ns
ns
CLK
CLK
CLK
CLK
CLK
ms
ea
Note
1
1
1
1
-
1
1,5
2
2
2
3
-
6
4
Note:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and
then rounding off to the next higher integer.
3. Minimum delay is required to complete write.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.
The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks
5. A new command may be given t
RFC
after self refresh exit.
6. A maximum of eight consecutive AUTO REFRESH commands (with t
RFCmin
) can be posted to any given SDRAM, and
the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is
8x15.6μs.)
Elite Semiconductor Memory Technology Inc.
Publication Date: Aug. 2009
Revision: 1.3
5/48
测试/测量
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
