EFST
1. FEATURES
Single supply voltage 3.0V-3.6V
Fast access time: 70/90 ns
524,288 x 8 / 262,144 x 16 switchable by
BYTE
pin
Compatible with JEDEC standard
- Pin-out, packages and software commands
compatible with single-power supply Flash
Low power consumption
- 7mA typical active current
- 25uA typical standby current
100,000 program/erase cycles
typically
Command register architecture
- Byte programming (9us typical)
- Sector Erase(sector structure: one 16 KB, two 8 KB,
one 32 KB, and seven 64 KB)
Auto Erase (chip & sector) and Auto Program
- Any combination of sectors can be erased
concurrently; Chip erase also provided.
- Automatically program and verify data at specified
address
Erase Suspend/Erase Resume
- Suspend or Resume erasing sectors to allow the
read/program in another sector
F49L400UA/F49L400BA
4 Mbit (512K x 8/256K x 16)
3V Only CMOS Flash Memory
Ready/Busy (RY/
BY
)
- RY/
BY
output pin for detection of program or erase
operation completion
End of program or erase detection
- Data polling
- Toggle bits
Hardware reset
- Hardware pin(
RESET
) resets the internal state machine
to the read mode
Sector Protection /Unprotection
- Hardware Protect/Unprotect any combination of sectors
from a program or erase operation.
Low V
CC
Write inhibit is equal to or less than 2.0V
Boot Sector Architecture
- U = Upper Boot Sector
- B = Bottom Boot Sector
Packages available:
- 48-pin TSOPI
2. ORDERING INFORMATION
Part No
F49L400UA-70T
F49L400BA-70T
Boot
Upper
Bottom
Speed
70 ns
70 ns
Package
TSOPI
TSOPI
Part No
F49L400UA-90T
F49L400BA-90T
Boot
Upper
Bottom
Speed
90 ns
90 ns
Package
TSOPI
TSOPI
3. GENERAL DESCRIPTION
The F49L400UA/F49L400BA is a 4 Megabit, 3V only
CMOS Flash memory device organized as 512K bytes of
8 bits or 256K words of 16bits. This device is packaged in
standard 48-pin TSOP. It is designed to be programmed
and erased both in system and can in standard EPROM
programmers.
With access times of 70 ns and 90 ns, the
F49L400UA/F49L400BA allows the operation of
high-speed microprocessors. The device has separate
chip enable
CE
, write enable
WE
, and output enable
OE
controls. EFST's memory devices reliably store
memory data even after 100,000 program and erase
cycles.
The F49L400UA/F49L400BA is entirely pin and
command set compatible with the JEDEC standard for 4
Megabit Flash memory devices. Commands are written to
the command register using standard microprocessor
write timings.
The F49L400UA/F49L400BA features a sector erase
architecture. The device memory array is divided into one
16 Kbytes, two 8 Kbytes, one 32 Kbytes, and seven 64
Kbytes. Sectors can be erased individually or in groups
without affecting the data in other sectors. Multiple-sector
erase and whole chip erase capabilities provide the
flexibility to revise the data in the device.
The sector protect/unprotect feature disables both
program and erase operations in any combination of the
sectors of the memory. This can be achieved in-system or
via programming equipment.
A low V
CC
detector inhibits write operations on loss of
power. End of program or erase is detected by the
Ready/Busy status pin, Data Polling of DQ7, or by the
Toggle Bit I feature on DQ6. Once the program or erase
cycle has been successfully completed, the device
internally resets to the Read mode.
Elite Flash Storage Technology Inc.
Publication Date : Sep. 2006
Revision: 1.1
1/47
EFST
4. PIN CONFIGURATIONS
4.1
48-pin TSOP
F49L400UA/F49L400BA
A15
A14
A13
A12
A11
A10
A9
A8
NC
NC
WE
RESET
NC
NC
RY/BY
NC
A17
A7
A6
A5
A4
A3
A2
A1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
A16
BYTE
G ND
DQ15/A-1
DQ 7
DQ14
DQ 6
DQ13
DQ 5
DQ12
DQ 4
VCC
DQ11
DQ 3
DQ10
DQ 2
DQ 9
DQ 1
DQ 8
DQ 0
OE
G ND
CE
A0
F49L400U/BA
4.2
Pin Description
Symbol
Pin Name
Address Input
Data Input/Output
Q15 (Word mode) /
LSB addr (Byte Mode)
Chip Enable
Output Enable
Write Enable
Reset
Word/Byte selection input
Ready/Busy
Power Supply
Ground
No connection
Functions
To provide memory addresses.
To output data when Read and receive data when Write.
The outputs are in tri-state when OE or CE is high.
To bi-direction date I/O when
BYTE
is High
To input address when
BYTE
is Low
To activate the device when CE is low.
To gate the data output buffers.
To control the Write operations.
Hardware Reset Pin/Sector Protect Unprotect
To select word mode or byte mode
To check device operation status
To provide power
A0~A17
DQ0~DQ14
DQ15/A-1
CE
OE
WE
RESET
BYTE
RY/
BY
V
CC
GND
NC
Elite Flash Storage Technology Inc.
Publication Date : Sep. 2006
Revision: 1.1
2/47
EFST
7. FUNCTIONAL DESCRIPTION
7.1 Device operation
This section describes the requirements and use
of the device bus operations, which are initiated
through the internal command register. The
register is composed of latches that store the
command, address and data information needed
to execute the command. The contents of the
F49L400UA/F49L400BA
register serve as inputs to the internal state
machine. The state machine outputs dictate the
function
of
the
device.
The
F49L400UA/F49L400BA features various bus
operations as Table 3.
Table 3. F49L400UA/F49L400BA Operation Modes Selection
ADDRESS
DESCRIPTION
CE
OE
WE
RESET
A17 A11
|
|
A12 A10
A9
A8
|
A7
X
AIN
AIN
X
X
A6
A5
|
A2
A1 A0
DQ0~DQ7
Reset(3)
Read
Write
Output Disable
Standby
Sector Protect(2)
Sector Unprotect(2)
Temporary sector unprotect
Auto-select
Notes:
X
L
L
L
V
CC
±
0.3V
L
L
X
X
L
H
H
X
H
H
X
X
H
L
H
X
L
L
X
L, Vss±
0.3V(3)
H
H
H
V
CC
±
0.3V
V
ID
V
ID
V
ID
See Table 4
SA
SA
X
X
X
X
High Z
Dout
DIN
High Z
High Z
L
H
X
X
H
H
L
L
DIN
DIN
DIN
X
X
AIN
1.
L= Logic Low = V
IL
, H= Logic High = V
IH
, X= Don't Care, SA= Sector Address, V
ID
=11.5V to 12.5V.
AIN= Address In, DIN = Data In, Dout = Data Out.
2. The sector protect and unprotect functions may also be implemented via programming equipment.
3. See “Reset Mode” section.
Elite Flash Storage Technology Inc.
Publication Date : Sep. 2006
Revision: 1.1
5/47
模拟电子
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
