EFST
F49L040A
4 Mbit (512K x 8)
3V Only CMOS Flash Memory
1. FEATURES
Single supply voltage 3.0V-3.6V
Fast access time: 70/90 ns
Compatible with JEDEC standard
- Pin-out, packages and software commands
compatible with single-power supply Flash
Low power consumption
- 7mA typical active current
- 25uA typical standby current
100,000 program/erase cycles typically
Command register architecture
- Byte programming (9us typical)
- Sector Erase(sector structure: eight 64 KB)
Auto Erase (chip & sector) and Auto Program
- Any combination of sectors can be erased
concurrently; Chip erase also provided.
- Automatically program and verify data at specified
address
Erase Suspend/Erase Resume
- Suspend or Resume erasing sectors to allow the
read/program in another sector
End of program or erase detection
- Data polling
- Toggle bits
Sector Protection /Un-protection
- Hardware Protect/Unprotect any combination of sectors
from a program or erase operation.
Low V
CC
Write inhibit is equal to or less than 2.0V
Boot Sector Architecture
-
U = Upper Boot Sector
-
B = Bottom Boot Sector
Packages available:
- 32-pin TSOPI
- 32-pin PLCC
2. ORDERING INFORMATION
Part No
F49L040A-70T
F49L040A-70N
Boot
Upper/Bottom
Upper/Bottom
Speed
70 ns
70 ns
Package
TSOPI
PLCC
Part No
F49L040A-90T
F49L040A-90N
Boot
Upper/Bottom
Upper/Bottom
Speed
90 ns
90 ns
Package
TSOPI
PLCC
3. GENERAL DESCRIPTION
The F49L040A is a 4 Megabit, 3V only CMOS Flash
memory device organized as 512K bytes of 8 bits. This
device is packaged in standard 32-pin TSOPI and 32-pin
PLCC. It is designed to be programmed and erased both
in system and can in standard EPROM programmers.
With access times of 70 ns and 90 ns, the F49L040A
allows the operation of high-speed microprocessors. The
device has separate chip enable
CE
, write enable
WE
,
and output enable
OE
controls. EFST's memory devices
reliably store memory data even after 100,000 program
and erase cycles.
The F49L040A is entirely pin and command set
compatible with the JEDEC standard for 4 Megabit Flash
memory devices. Commands are written to the command
register using standard microprocessor write timings.
The F49L040A features a sector erase architecture.
The device memory array is divided into eight 64 Kbytes.
Sectors can be erased individually or in groups without
affecting the data in other sectors. Multiple-sector erase
and whole chip erase capabilities provide the flexibility to
revise the data in the device.
The sector protect/unprotect feature disables both
program and erase operations in any combination of the
sectors of the memory. This can be achieved in-system or
via programming equipment.
A low V
CC
detector inhibits write operations on loss of
power. End of program or erase is detected by the Data
Polling of DQ7, or by the Toggle Bit I feature on DQ6.
Once the program or erase cycle has been successfully
completed, the device internally resets to the Read mode.
Elite Flash Storage Technology Inc.
Publication Date : Sep. 2006
Revision: 1.1
1/41
EFST
7. FUNCTIONAL DESCRIPTION
7.1 Device operation
This section describes the requirements and use
of the device bus operations, which are initiated
through the internal command register. The
register is composed of latches that store the
command, address and data information needed
F49L040A
to execute the command. The contents of the
register serve as inputs to the internal state
machine. The state machine outputs dictate the
function of the device. The F49L040A features
various bus operations as Table 2.
Table 2. F49L040A Operation Modes Selection
ADDRESS
DESCRIPTION
CE
OE
WE
A18 A12
|
|
A13 A10
A9
A8
|
A7
AIN
AIN
X
X
A6
A5
|
A2
A1 A0
DQ0~DQ7
Read
Write
Output Disable
Standby
Sector Protect(2)
Sector Unprotect(2)
Auto-select
Notes:
L
L
L
H
L
L
L
H
H
X
H
H
H
L
H
X
L
L
SA
SA
X
X
V
ID
V
ID
Dout
DIN
High Z
High Z
L
H
X
X
H
H
L
L
DIN
DIN
X
X
See Table 3
AIN= Address In, DIN = Data In, Dout = Data Out.
2. The sector protect and unprotect functions may also be implemented via programming equipment.
Table 3. F49L040A Auto-Select Mode (High Voltage Method)
ADDRESS
DESCRIPTION
CE
OE
WE
1.
L= Logic Low = V
IL
, H= Logic High = V
IH
, X= Don't Care, SA= Sector Address, V
ID
=11.5V to 12.5V.
DQ0~DQ7
A3
L
H
H
L
X
X
A2
H
L
H
L
X
X
A1
L
L
L
L
L
H
A0
L
L
L
L
H
L
7FH
7FH
7FH
8CH
4FH
Code(2)
A18
|
A13
X
X
X
X
X
SA
A12
|
A10
X
X
X
X
X
X
A9
V
ID
V
ID
V
ID
V
ID
V
ID
V
ID
A8
|
A4
X
X
X
X
X
X
A6
X
X
X
X
X
L
L
(Manufacturer ID:EFST)
L
L
L
(Device ID: F49L040A)
Sector Protection Verify
L
L
L
L
L
L
L
L
H
H
H
H
H
H
Notes :
1.Manufacturer and device codes may also be accessed via the software command sequence in Table 4.
2. Code=00H means unprotected.
Code =01H means protected.
Elite Flash Storage Technology Inc.
Publication Date : Sep. 2006
Revision: 1.1
5/41
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
