BAT54TW / ADW / CDW / SDW / DW
SURFACE MOUNT SCHOTTKY DIODE ARRAYS
VOLTAGE
FEATURES
•
•
•
•
•
Isolated diode arrays for significant board space savings
Surface mount package ideally suited for automatic insertion
Extremely Fast Switching Speed
Very Low VF: 0.347V (Typ) at IF = 10mA
In compliance with EU RoHS 2002/95/EC directives
0.054(1.35)
0.045(1.15)
0.087(2.20)
0.074(1.90)
0.010(0.25)
30 Volts
POWER
225mWatts
0.018(0.45)
0.006(0.15)
0.010(0.25)
0.003(0.08)
0.087(2.20)
0.078(2.00)
0.056(1.40)
0.047(1.20)
• Case: SOT-363 plastic
• Terminals: Solderable per MIL-STD-750, Method 2026
• Approx. Weight: 0.0002 ounce, 0.006 gram
0.040(1.00)
0.031(0.80)
0.044(1.10)
MAX.
MECHANICAL DATA
0.030(0.75)
0.021(0.55)
0.012(0.30)
0.005(0.15)
ABSOLUTE RATINGS (each diode)
Parameter
Marking Code
Maximum Reverse Voltage
Peak Reverse Voltage
Continuous Forward Current
Circuit Figure
Symbol
-
V
R
V
RRM
I
F
-
Fig 50
Fig 46
BAT54TW
L4
BAT54ADW
L42
BAT54CDW
L43
30
30
0.2
Fig 47
Fig 45
Fig 107
BAT54SDW
L44
BAT54DW
L41
Units
-
V
V
A
-
THERMAL CHARACTERISTICS
Parameter
Power Dissipation (Note 1)
Thermal Resistance, Junction to Ambient (Note 1)
Thermal Resistance, Junction to Lead
Junction Temperature
Storage Temperature
Symbol
P
TOT
Rθ
JA
Rθ
JL
T
J
T
STG
Value
225
550
220
-55 to 125
-55 to 150
Units
mW
O
C/W
C/W
O
O
C
C
O
NOTE:
1. FR-4 Board Minimum pad.
Fig50
Fig46
Fig47
Fig45
Fig107
February 14,2011-REV.03
PAGE . 1
BAT54TW / ADW / CDW / SDW / DW
ELECTRICAL CHARACTERISTICS (each diode) (T
A
=25
O
C, unless otherwise noted)
Parameter
Reverse Breakdown Voltage
Reverse Current
Symbol
V
(BR)
I
R
Test Condition
I
R
=100 uA
V
R
=25 V
I
F
=0.1mA
I
F
=1.0mA
I
F
=10mA
I
F
=30mA
I
F
=100mA
V
R
=1V, f=1.0MH
Z
MIN.
30
2.0
0.24
0.32
0.40
0.50
1.00
10
TYP.
MAX.
Units
V
μA
Forward Voltage
V
F
V
Total Capacitance
C
T
pF
ELECTRICAL CHARACTERISTICS CURVES
10
T
J
=75 C
O
I
R
, Reverse Current(
m
A)
1.0
mA
J
J
0.1
T
J
=25 C
O
J
J
0.01
T
J
=-25 C
O
J
0.001
0
5
10
15
20
25
30
V
R
, Reverse Voltage(V)
Fig. 1- Typical Reverse Leakage
Fig. 2- Forward Characteristics
14
12
C
T
, Total Capacitance (pF)
10
8
6
4
2
0
0
10
20
30
V
R
, Reverse Voltage (V)
Fig. 3- Typical Total capacitance
February 14,2011-REV.03
PAGE . 2
BAT54TW / ADW / CDW / SDW / DW
MOUNTING PAD LAYOUT
SOT-363
ORDER INFORMATION
• Packing information
T/R - 10K per 13" plastic Reel
T/R - 3K per 7” plastic Reel
LEGAL STATEMENT
Copyright PanJit International, Inc 2011
The information presented in this document is believed to be accurate and reliable. The specifications and information herein are
subject to change without notice. Pan Jit makes no warranty, representation or guarantee regarding the suitability of its products for
any particular purpose. Pan Jit products are not authorized for use in life support devices or systems. Pan Jit does not convey any
license under its patent rights or rights of others.
February 14,2011-REV.03
PAGE . 3
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
