电子工程世界电子工程世界电子工程世界

产品描述

搜索
 

653V167A2I2T

器件型号:653V167A2I2T
器件类别:无源元件   
厂商名称:CTS [CTS Corporation]
标准:
下载文档 在线购买

653V167A2I2T在线购买

供应商 器件名称 价格 最低购买 库存  
653V167A2I2T - 1 点击查看 点击购买

器件描述

OSC XO 167.3728MHZ LVDS SMD

参数
参数名称属性值
类型XO(标准)
功能启用/禁用
输出LVDS
电压 - 电源2.5V
频率稳定度±100ppm
工作温度-40°C ~ 85°C
电流 - 电源(最大值)66mA
等级-
安装类型表面贴装
封装/外壳6-SMD,无引线
大小/尺寸0.197" 长 x 0.126" 宽(5.00mm x 3.20mm)
高度 - 安装(最大值)0.055"(1.40mm)
电流 - 电源(禁用)(最大值)-

文档预览

Model 653
Features
Very Low Jitter LVPECL or LVDS Clock
Ceramic Surface Mount Package
Very Low Phase Jitter Performance, 500fs Maximum
Fundamental or 3
rd
Overtone Crystal Design
Frequency Range 10 – 320MHz *
+2.5V or +3.3V Operation
Output Enable Standard
Tape and Reel Packaging, EIA-418
SerDes
Storage Area Networking
Broadband Access
SONET/SDH/DWDM
PON
Ethernet/GbE/SyncE
Fiber Channel
Test and Measurement
Part Dimensions:
5.0 × 3.2 × 1.2mm
62.00mg
Applications
Standard Frequencies
- 25.00MHz
- 125.00MHz
- 50.00MHz
- 150.00MHz
- 74.1758MHz
- 155.52MHz
- 74.25MHz
- 156.25MHz
- 100.00MHz
- 161.1328MHz
- 187.50MHz
- 200.00MHz
- 212.50MHz
- 250.00MHz
- 312.50MHz
* See Page 9 for additional developed frequencies.
Check with factory for availability of frequencies not listed.
Description
CTS Model 653 is a low cost, high performance clock oscillator supporting differential LVPECL or LVDS outputs.
Employing the latest IC technology, M653 has excellent stability and very low jitter/phase noise performance.
Ordering Information
Model
653
Output
Type
P
Frequency Code
[MHz]
XXX or XXXX
Frequency
Stability
3
Temperature
Range
I
Supply
Voltage
3
Packaging
T
Code
P
L
E
V
Output
LVPECL - Pin 1 Enable
LVDS - Pin 1 Enable
LVPECL - Pin 2 Enable
LVDS - Pin 2 Enable
Code
6
5
3
2
Stability
±20ppm
±25ppm
±50ppm
±100ppm
2
Code
2
3
Voltage
+2.5Vdc
+3.3Vdc
Code
Frequency
Product Frequency Code
1
Code Temp. Range
-10°C to +60°C
A
-20°C to +70°C
C
-40°C to +85°C
I
Packing
Code
1k pcs./reel
T
Notes:
1] Refer to document 016-1454-0, Frequency Code Tables. 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
2] Consult factory for availability of 6I Stability/Temperature combination.
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
This product is specified for use only in standard commercial applications. Supplier disclaims all express and implied warranties and liability in connection with any use of this
product in any non-commercial applications or in any application that may expose the product to conditions that are outside of the tolerances provided in its specification.
DOC# 008-0367-0 Rev. C
Page 1 of 9
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 653
Electrical Specifications
Operating Conditions
P ARAMETER
Maximum Supply Voltage
Supply Voltage
Supply Current
LVP ECL
LVDS
O perating Temperature
Storage Temperature
T
A
T
STG
-
-
I
CC
Maximum Load
-
-
-20
-40
-40
55
45
+25
-
88
66
+70
+85
+125
mA
°C
°C
SYMBO L
V
CC
V
CC
CO NDITIO NS
-
±5%
MIN
-0.5
2.375
3.135
TYP
-
2.5
3.3
MAX
5.0
2.625
3.465
UNIT
V
V
Frequency Stability
P ARAMETER
Frequenc y Range
LVP ECL
LVDS
Frequenc y Stability
[Note 1]
SYMBO L
f
O
CO NDITIO NS
-
MIN
TYP
10 - 320
10 - 320
MAX
UNIT
MHz
±ppm
3
ppm
Δf/f
O
Δf/f
25
-
First Year @ +25°C, nominal V
CC
-3
20, 25, 50 or 100
-
Aging
1.] Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.
Output Parameters
P ARAMETER
O utput Type
O utput Load
SYMBO L
-
R
L
V
OH
O utput Voltage Levels
V
OL
V
OH
V
OL
O utput Duty Cyc le
Rise and Fall Time
O utput Type
O utput Load
O utput Voltage Levels
O utput Duty Cyc le
Differential O utput Voltage
O ffset Voltage
Rise and Fall Time
SYM
T
R
, T
F
-
R
L
V
OH
V
OL
SYM
V
OD
V
OS
T
R
, T
F
CO NDITIO NS
-
Terminated to V
CC
- 2.0V
PECL Load, -20°C to +70°C
PECL Load, -40°C to +85°C
@ V
CC
- 1.3V
@ 20%/80% Levels, R
L
= 50 Ohms
-
Between Outputs
LVDS Load
@ 1.25V
R
L
= 100 Ohms
LVDS Load
@ 20%/80% Levels, R
L
= 100 Ohms
-
-
0.90
45
247
1.125
-
-
V
CC
- 1.025
V
CC
- 1.810
V
CC
- 1.085
V
CC
- 1.830
45
-
MIN
TYP
LVP ECL
50
-
-
-
-
-
0.3
LVDS
100
1.43
1.10
-
330
1.25
0.4
-
1.60
-
55
454
1.375
0.7
-
V
CC
- 0.880
V
CC
- 1.620
V
CC
- 0.880
V
CC
- 1.555
55
0.7
MAX
UNIT
-
Ohms
V
V
%
ns
-
Ohms
V
%
mV
V
ns
DOC# 008-0367-0 Rev. C
Page 2 of 9
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 653
Electrical Specifications
Output Parameters
P ARAMETER
Start Up Time
Enable Func tion [Standby]
Enable Input Voltage
Disable Input Voltage
Disable Time
Enable Time
P hase Jitter, RMS
P eriod Jitter, RMS
P eriod Jitter, pk-pk
V
IH
V
IL
T
PLZ
T
PLZ
tjrms
pjrms
pjpk-pk
Pin 1 or 2 Logic '1', Output Enabled
Pin 1 or 2 Logic '0', Output Disabled
Pin 1 or 2 Logic '0', Output Disabled
Pin 1 or 2 Logic '1', Output Enabled
Bandwidth 12 kHz - 20 MHz
-
-
0.7V
CC
-
-
-
-
-
-
-
-
-
-
300
2.6
25
-
0.3V
CC
200
2
500
-
-
V
V
ns
ms
fs
ps
ps
SYMBO L
T
S
CO NDITIO NS
Application of V
CC
MIN
-
TYP
2
MAX
5
UNIT
ms
Enable Truth Table
Pin 1 or Pin 2
Logic ‘1’
Open
Logic ‘0’
Pin 4 & Pin 5
Output
Output
High Imp.
Test Circuit
LVPECL
LVDS
Output Waveform
LVPECL or LVDS
DOC# 008-0367-0 Rev. C
Page 3 of 9
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 653
Electrical Specifications
Performance Data
Phase Noise [typical]
25MHz, LVPECL, V
CC
= 3.3V, T
A
= +25°C
100MHz, LVPECL, V
CC
= 3.3V, T
A
= +25°C
DOC# 008-0367-0 Rev. C
Page 4 of 9
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 653
Electrical Specifications
Performance Data
Phase Noise [typical]
312.50MHz, LVPECL, V
CC
= 3.3V, T
A
= +25°C
155.52MHz, LVDS, V
CC
= 3.3V, T
A
= +25°C
DOC# 008-0367-0 Rev. C
Page 5 of 9
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
搜索索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2021 EEWORLD.com.cn, Inc. All rights reserved