电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 

SI8717BC-A-IS

器件型号:SI8717BC-A-IS
厂商名称:SILABS
厂商官网:http://www.silabs.com
下载文档 在线购买

SI8717BC-A-IS在线购买

供应商 器件名称 价格 最低购买 库存  
SI8717BC-A-IS - - 点击查看 点击购买

器件描述

5 KV LED EMULATOR INPUT, LOGIC OUTPUT ISOLATORS

文档预览

S i 8 7 1 x /2 x
5
K
V
L E D E
MU LAT OR
I
NPUT
, L
O G I C
O
UTPUT
I
SOLATORS
Wide range of product options

Inverting and non-inverting

Disable output high, low or tri-state
1 channel diode emulator input
Propagation delay 30 ns
Up to 5000 V
RMS
isolation
10 kV surge withstand capability
AEC-Q100 qualified
Wide operating temperature range

– 40 to +125 °C
RoHS-compliant packages

SOIC-8 (Narrow body)

DIP8 (Gull-wing)

SDIP6 (Stretched SO-6)
Features
High Speed: dc to 15 Mbps
2.5 to 5.5 V logic output
Pin-compatible, drop-in upgrades for
popular high-speed digital
optocouplers
Performance and reliability
advantages vs. optocouplers

Resistant to temperature, age and
forward current effects

10x lower FIT rate for longer
service life

Higher common-mode transient
immunity: >50 kV/µs typical

Lower power and forward input
diode current
Pin Assignments:
See page 21
NC
1
UVLO
8
VDD
ANODE
2
e
7
NC
CATHODE
3
6
VO
GND
NC
4
5
SOIC-8, DIP8
Industry Standard Pinout
NC
1
UVLO
Applications
Industrial automation
Isolated data acquisition
Motor controls and drives
Test and measurement equipment
Isolated switch mode power supplies
8
VDD
ANODE
2
e
7
EN
CATHODE
3
6
VO
GND
Safety Regulatory Approvals (Pending)
NC
4
5
UL 1577 recognized

Up
VDE certification conformity

IEC60747-5-2/VDE0884-10
CSA component notice 5A
approval

IEC
to 5000 Vrms for 1 minute
CQC certification approval

GB4943.1
(basic/reinforced insulation)
SOIC-8, DIP8 with Output Enable
Industry Standard Pinout
60950-1, 61010-1, 60601-1
(reinforced insulation)
ANODE 1
NC 2
e
6
UVLO
VDD
VO
Description
The Si871x/2x isolators are pin-compatible, single-channel, drop-in
replacements for popular optocouplers with data rates up to 15 Mbps.
These devices isolate high-speed digital signals and offer performance,
reliability, and flexibility advantages not available with optocoupler
solutions. The Si871x/2x series is based on Silicon Labs' proprietary
CMOS isolation technology for low-power and high-speed operation and
are resistant to the wear-out effects found in optocouplers that degrade
performance with increasing temperature, forward current, and device
age. As a result, the Si871x/2x series offer longer service life and
dramatically higher reliability compared to optocouplers. Ordering options
include logic output with and without output enable options.
5
CATHODE 3
4
GND
SDIP6
Industry Standard Pinout
Patent pending
Rev. 1.0 8/14
Copyright © 2014 by Silicon Laboratories
Si871x/2x
Si871x/2x
Functional Block Diagram
Diode
Emulator
VDD
A1
XMIT
I
F
REC
Output
Stage
(Logic Out)
OUT
C1
GND
2
Rev. 1.0
Si871x/2x
T
ABLE
Section
OF
C
ONTENTS
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3. Technical Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.1. Device Behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.2. Device Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
3.3. Under Voltage Lockout (UVLO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4. Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.1. Input Circuit Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.2. Output Circuit Design and Power Supply Connections . . . . . . . . . . . . . . . . . . . . . . . 18
5. Pin Descriptions (SOIC-8, DIP8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6. Pin Descriptions (SOIC-8, DIP8) with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
7. Pin Descriptions (SDIP6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
8. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
9. Package Outline: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
10. Land Pattern: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
11. Package Outline: DIP8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
12. Land Pattern: DIP8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
13. Package Outline: SDIP6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
14. Land Pattern: SDIP6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
15. Top Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
15.1. Top Marking (8-Pin Narrow Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
15.2. Top Marking Explanation (8-Pin Narrow Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . 31
15.3. Top Marking (DIP8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
15.4. Top Marking Explanation (DIP8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
15.5. Top Marking (SDIP6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
15.6. Top Marking Explanation (SDIP6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Rev. 1.0
3
Si871x/2x
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
V
DD
Supply Voltage
Input Current
Operating Temperature (Ambient)
Symbol
V
DD
I
F(ON)
(See Figure 1)
T
A
Min
2.5
6
–40
Typ
Max
5.5
30
125
Unit
V
mA
°C
Table 2. Electrical Characteristics
Parameter
DC Parameters
Supply Voltage
Supply Current
Input Current Threshold
Input Current
Hysteresis
Input Forward Voltage
(OFF)
Input Forward Voltage
(ON)
Input Capacitance
V
DD
I
DD
I
F(TH)
I
HYS
Symbol
V
DD
= 5 V; GND = 0 V; T
A
= –40 to +125 °C; typical specs at 25 °C
Test Condition
(V
DD
–GND)
Output high or low
(V
DD
= 2.5 to 5.5 V)
Min
2.5
1.4
Typ
1.5
0.34
Max
5.5
3.6
1
2.8
Unit
V
mA
mA
mA
V
V
V
F(OFF)
Measured at ANODE with respect to
CATHODE.
V
F(ON)
C
I
Measured at ANODE with respect to
CATHODE.
f = 100 kHz,
V
F
= 0 V,
V
F
= 2 V
I
OL
= 4 mA
I
OH
= –4 mA
V
DD
- 0.4
V
DD
- 0.4
15
15
0.2
V
DD
-
0.2
50
0
–30
2.2
2
100
0.4
0.4
0
2.35
2.25
pF
pF
V
V
V
V
µA
µA
V
V
mV
Logic Low Output
Voltage
Logic High Output
Voltage
Output Impedance
Enable High Min
Enable Low Max
Enable High Current
Draw
Enable Low Current
Draw
UVLO Threshold +
UVLO Threshold –
UVLO lockout
hysteresis
V
OL
V
OH
Z
O
V
EH
V
EL
I
EH
I
EL
VDD
UV+
VDD
UV–
VDD
HYS
V
DD
= V
EH
= 5 V
V
DD
=5 V, V
EL
= 0 V
See Figure 8 on page 16.
V
DD
rising
See Figure 8 on page 16.
V
DD
falling
50
4
Rev. 1.0
Si871x/2x
Table 2. Electrical Characteristics (Continued)
Parameter
Maximum Data Rate
Minimum Pulse Width
Propagation Delay
(Low-to-High)
Propagation Delay
(High-to-Low)
Pulse Width Distortion
Propagation Delay
Skew
Symbol
F
DATA
MPW
t
PLH
t
PHL
PWD
C
L
= 15 pF
C
L
= 15 pF
| t
PLH
– t
PHL
|
V
DD
= 5 V; GND = 0 V; T
A
= –40 to +125 °C; typical specs at 25 °C
Test Condition
Min
DC
66
5
5
Typ
Max
15
50
50
25
25
Unit
M
BPS
ns
ns
ns
ns
ns
AC Switching Parameters (V
DD
=5 V, C
L
= 15 pF)
t
PSK(p-p)
t
PSK(P-P)
is the magnitude of the dif-
ference in prop delays between dif-
ferent units operating at same supply
voltage, load, and ambient temp.
t
R
t
F
t
START
CMTI
Output = low or high
V
CM
=1500 V (See Figure 2)
I
F
= 6 mA
C
L
= 15 pF
C
L
= 15 pF
Rise Time*
Fall Time*
Device Startup Time
Common Mode
Transient Immunity
2.5
2.5
4
4
40
ns
ns
µs
35
50
kV/µs
*Note:
Guaranteed by design and/or characterization
Rev. 1.0
5
MSP430F149的定时器A的连续计数模式的CCR0
MSP430F149的定时器A的连续计数模式的CCR0的作用?增计数模式是从0增加到CCR0就复位,...
wsbegin2011 微控制器 MCU
德州仪器MSP430相关6种热门开发工具,优惠活动要结束了!
TI eStore打折啦!现在来ti.com.cn申领MSP430样片,即会获得eStore优惠码,...
qwqwqw2088 微控制器 MCU
【颁奖礼】摸黑抢楼赢大礼!
示波器应该算我们身边最铁的哥们了,在实验室里,在工作台上,他们总是与我们形影不离。也许,你已经练就了...
soso 活动列表
max7219
#include<reg51.h> typedef unsigned char uch...
xupeilinhong 单片机
智能用电监控、保护系统创意进度帖——汇总
本帖最后由 ltbytyn 于 2014-5-17 22:11 编辑 瑞萨RL78/G14创意提...
ltbytyn 瑞萨电子MCU
二极管的并联
主楼只是预告,担心过了今天会不想写!!! 谨以此贴敬告各位:请多看、细看、反复看器件的规格书 二...
PowerAnts 电源技术

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2022 EEWORLD.com.cn, Inc. All rights reserved