电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 

SIT9365AI-2E3-30N322.265625T

器件型号:SIT9365AI-2E3-30N322.265625T
器件类别:无源元件    振荡器   
文件大小:805KB,共16页
厂商名称:SiTime
标准:
下载文档

器件描述

LVDS Output Clock Oscillator,

参数
参数名称属性值
是否Rohs认证符合
Objectid7178013212
包装说明QFN, 6 PIN
Reach Compliance Codecompliant
Factory Lead Time8 weeks
其他特性COMPLEMENTARY OUTPUT; TR
最长下降时间0.47 ns
频率调整-机械NO
频率稳定性50%
JESD-609代码e4
安装特点SURFACE MOUNT
标称工作频率322.265625 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVDS
物理尺寸7.1mm x 5.1mm x 0.9mm
最长上升时间0.47 ns
最大供电电压3.3 V
最小供电电压2.7 V
标称供电电压3 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

SiT9365
Description
Standard Frequency Ultra-low Jitter Differential Oscillator
Features
The
SiT9365
is a differential MEMS XO supporting
standard frequencies between 25 MHz and 325 MHz,
and engineered for low-jitter applications. Utilizing
SiTime’s unique DualMEMS
®
temperature sensing and
TurboCompensation
®
technology, the SiT9365 delivers
exceptional dynamic performance by providing
resistance to airflow, thermal gradients, shock and
vibration. This device also integrates multiple on-chip
regulators to filter power supply noise, eliminating the
need for a dedicated external LDO.
The SiT9365 can be factory programmed for specific
combinations of frequency, stability, voltage, and output
signaling. Programmability enables designers to optimize
clock configurations while eliminating long lead times and
customization costs associated with quartz devices
where each frequency is custom built.
Standard frequencies and programmability makes this
device ideal for telecom, networking, and industrial
applications that require a variety of frequencies and
operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
32 standard frequencies from 25 MHz to 325 MHz
(For additional frequencies, refer to
SiT9366
and
SiT9367
datasheets)
LVPECL, Low-swing LVPECL, LVDS and HCSL output
signaling
0.1 ps RMS phase jitter (random) for Ethernet applications
Frequency stability as low as ±10 ppm
Wide temperature ranges from -40°C to 105°C
Industry-standard packages: 3.2 x 2.5 mm
2
, 7.0 x 5.0 mm
2
and 5.0 x 3.2 mm
2
package
Applications
10/40/100 Gbps Ethernet, SONET, SATA, SAS,
Fibre Channel
Telecom, networking, instrumentation, storage, servers
Block Diagram
Package Pinout
OE/NC
NC
GND
1
2
3
6
5
4
VDD
OUT-
OUT+
Figure 1. SiT9365 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 7
for Pin Descriptions)
Rev 1.1
20 July 2021
www.sitime.com
SiT9365
Standard Frequency Ultra-low Jitter Differential Oscillator
Ordering Information
SiT9365AC - 1B2-33E125.000000T
Part Family
“SiT9365”
Revision Letter
“A” is the revision of Silicon
Temperature Range
“C”: Extended Commercial, -20 to 70°C
“I”: Industrial, -40 to 85°C
“B”: -40 to 95 °C
“E”: Extended Industrial, -40 to 105°C
Signalling Type
“1”:
“2”:
“4”:
“5”:
LVPECL
LVDS
HCSL
Low-swing LVPECL
Packaging
“T”, “Y”, “D” or “E”
Refer to table below for packing method
[1]
Leave Blank for Bulk
Frequency
See supported frequency list below
Feature Pin
“N”: No Connect
“E”: Output Enable
Voltage Supply
“25”: 2.5 V ±10%
“28”: 2.8 V ±10%
“30”: 3.0 V ±10%
“33”: 3.3 V ±10%
Package Size
“B”: 3.2 x 2.5 mm
“C”: 5.0 x 3.2 mm with center pad
“E”: 7.0 x 5.0 mm with center pad
Frequency Stability
“F”:
“1”:
“2”:
“3”:
±10 ppm
±20 ppm
±25 ppm
±50 ppm
Notes:
1. Bulk is available for sampling only.
Table 1. Supported Frequencies
25.000000 MHz
75.000000 MHz
148.351648 MHz
166.666666 MHz
30.720000 MHz
77.760000 MHz
150.000000 MHz
168.040678 MHz
50.000000 MHz
98.304000 MHz
153.600000 MHz
200.000000 MHz
53.125000 MHz
100.000000 MHz
155.520000 MHz
212.500000 MHz
61.440000 MHz
106.250000 MHz
156.250000 MHz
250.000000 MHz
62.500000 MHz
122.880000 MHz
159.375000 MHz
300.000000 MHz
74.175824 MHz
125.000000 MHz
160.000000 MHz
322.265625 MHz
74.250000 MHz
133.333333 MHz
161.132813 MHz
325.000000 MHz
Table 2. Ordering Codes for Supported Tape & Reel Packing Method
Device Size
(mm x mm)
7.0 x 5.0
5.0 x 3.2
3.2 x 2.5
D
E
8 mm T&R
(3ku)
8 mm T&R
(1ku)
12 mm T&R
(3ku)
T
12 mm T&R
(1ku)
Y
16 mm T&R
(3ku)
T
16 mm T&R
(1ku)
Y
Rev 1.1
Page 2 of 16
www.sitime.com
SiT9365
Standard Frequency Ultra-low Jitter Differential Oscillator
TABLE OF CONTENTS
Description ................................................................................................................................................................................... 1
Features ....................................................................................................................................................................................... 1
Applications .................................................................................................................................................................................. 1
Block Diagram .............................................................................................................................................................................. 1
Package Pinout ............................................................................................................................................................................ 1
Ordering Information .................................................................................................................................................................... 2
Electrical Characteristics .............................................................................................................................................................. 4
Waveform Diagrams..................................................................................................................................................................... 9
Timing Diagrams ........................................................................................................................................................................ 10
Termination Diagrams ................................................................................................................................................................ 11
LVPECL and Low-swing LVPECL ....................................................................................................................................... 11
LVDS................................................................................................................................................................................... 12
HCSL .................................................................................................................................................................................. 12
Dimensions and
Patterns ― 3.2
x 2.5 mm
2
................................................................................................................................ 13
Dimensions and Patterns ― 5.0
x 3.2 mm
2
................................................................................................................................ 13
Dimensions and Patterns ― 7.0
x 5.0 mm
2
................................................................................................................................ 14
Additional Information................................................................................................................................................................. 15
Revision History ......................................................................................................................................................................... 16
Rev 1.1
Page 3 of 16
www.sitime.com
SiT9365
Standard Frequency Ultra-low Jitter Differential Oscillator
Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with
standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 3. Electrical Characteristics – Common to LVPECL, Low-swing LVPECL, LVDS and HCSL
(All
temperature ranges)
Parameter
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
MHz
Condition
Frequency Range
32 standard frequencies between
25 MHz and 325.000000 MHz
-10
-20
-25
-50
First Year Aging
5 Year Aging
10 Year Aging
20 Year Aging
Operating Temperature Range
F_1y
F_5y
F_10y
F_20y
T_use
-0.7
-1.1
-1.3
-1.5
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
OE Enable/Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
±0.4
±0.7
±0.8
±1.0
3.30
3.00
2.80
2.50
100
+10
+20
+25
+50
+0.7
+1.1
+1.3
+1.5
+70
+85
+95
+105
Supply Voltage
3.63
3.30
3.08
2.75
V
V
V
V
Pin 1, OE
Pin 1, OE
Pin 1, OE logic high or logic low
Frequency Stability
ppm
ppm
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
°C
°C
Extended Industrial
At 85°C
At 85°C
At 85°C
At 85°C
Extended Commercial
Industrial
Inclusive of initial tolerance, operating temperature, rated power
supply voltage and load variations
Frequency Stability
F_stab
Temperature Range
Input Characteristics
Vdd
30%
55
3.0
3.8
Vdd
%
ms
µs
Output Characteristics
Startup and OE Timing
Measured from the time Vdd reaches its rated minimum value.
f = 156.25 MHz. Measured from the time OE pin reaches rated
VIH and VIL to the time clock pins reach 90% of swing and
high-Z. See
Figure 8
and
Figure 9.
Rev 1.1
Page 4 of 16
www.sitime.com
SiT9365
Standard Frequency Ultra-low Jitter Differential Oscillator
Table 4. Electrical Characteristics – LVPECL, Low-swing LVPECL
Parameter
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
RMS Period
Jitter
[2]
Symbol
Idd
I_OE
I_leak
I_driver
VOH
VOL
V_Swing
Tr, Tf
VOH
VOL
V_Swing
Tr, Tf
T_jitt
T_phj
Min.
Typ.
0.15
Max.
89
58
30
Unit
mA
mA
µA
mA
Condition
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
Current Consumption
Output Characteristics for LVPECL
Vdd-1.1
Vdd-0.7
V
See
Figure 4
Vdd-1.9
Vdd-1.5
V
See
Figure 4
1.2
1.6
225
2.0
290
V
ps
See
Figure 5
20% to 80%. See
Figure 5
Output Characteristics for Low-swing LVPECL
Vdd-1.2
Vdd-0.75
V
See
Figure 4
Vdd-1.8
0.4
0.4
1
1
225
1.0
0.225
Vdd-1.25
1.2
1.6
290
1.6
0.270
V
V
V
ps
ps
ps
See
Figure 4
Output frequency less than or equal to 220 MHz, See
Figure 5
Output frequency greater than 220 MHz, See
Figure 5
20% to 80%. See
Figure 5
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC
and -40 to 85ºC
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC
and -40 to 105ºC
f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter
mask integration bandwidth = 1.875 MHz to 20 MHz, includes
spurs, all Vdd levels.
Jitter – 7.0 x 5.0 mm Package
RMS Phase Jitter (random)
0.225
0.300
ps
0.1
ps
RMS Period Jitter
[2]
RMS Phase Jitter (random)
T_jitt
Jitter – 5.0 x 3.2 mm and 3.2 x 2.5 mm Packages
1.0
1.6
ps
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
0.225
0.275
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC
and -40 to 85ºC
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC
and -40 to 105ºC
f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter
mask integration bandwidth = 1.875 MHz to 20 MHz, includes
spurs, all Vdd levels.
0.225
0.340
ps
0.1
ps
Notes:
2. Measured according to JESD65B.
Rev 1.1
Page 5 of 16
www.sitime.com
锂电池成为真命天子要过5道坎!
目前混合动力汽车主要采用镍氢电池技术,但镍氢电池的一些技 术性能如能量密度、充放电速度等已经接近理论极限值。而锂电池具有能量密度高、容量大、无记忆性等优点,得到汽车厂商和电池厂商的 ......
cscl 电源技术
通过以太网bootloader下载程序的方法
很多芯片出厂的时候在开始地址处放有bootloader。比如在0x0~0x1000处。只不过经过我们烧写一次之后,就把这个位置的bootloader给擦掉了。 先简单说下步骤,然后再说程序该怎么改: 1.先下载 ......
academic 微控制器 MCU
DM6437无法加载.out文件,显示disable edma
DM6437开发板,开始时可以加载out文件。后来,加载之后显示disable edma,加载完成之后,点击运行没有反应。求解答connect之后显示EVMDM6437 Startup SequenceSetup Cache (L1P = 32K) + (L1D = ......
henrrylee DSP 与 ARM 处理器
Crest Factor Reduction for OFDMA Systems
Introduction Crest factor reduction (CFR) is a technique for reducing the peak-to-average ratio (PAR) of an orthogonal frequency division multiplexing (OFDM) waveform. An OFDM si ......
xiaoxin1 FPGA/CPLD
「ADI模拟大学堂」基础加速度计传感器
「ADI模拟大学堂」基础加速度计传感器(每日一份资料) 从今天开始,「ADI模拟大学堂」开始每天更新一份资料,资料更新目录在后面,希望大家支持。希望能获得大家的回帖,我也不用做回复可见。希 ......
chen8710 ADI参考电路
嵌入式学院:嵌入式Linux就业班(2009.4.6)热招中!
为什么选择嵌入式学院? 嵌入式学院为华清远见旗下品牌,是华清远见在四年高端嵌入式人才培养基础上推出的面向中低基础人员的系统化嵌入式职业技能培训项目。华清远见是国内领先的嵌入式培训 ......
sapt Linux与安卓

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2022 EEWORLD.com.cn, Inc. All rights reserved