24-Bit, Single-Channel, Ultra-Low-Power, Delta Sigma ADC with 2-Wire Serial Interface
文档预览
MAX11202
24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
General Description
The MAX11202 is an ultra-low-power (< 300FA max
active current), high-resolution, serial output ADC. This
device provides the highest resolution per unit power in
the industry and is optimized for applications that require
very high dynamic range with low power such as sensors
on a 4mA to 20mA industrial control loop. The MAX11202
provides a high-accuracy internal oscillator that requires
no external components.
When used with the specified data rates, the internal digital
filter provides more than 80dB rejection of 50Hz or 60Hz
line noise. The MAX11202 provides a simple 2-wire serial
interface in the space-saving, 10-pin
FMAX
M
package.
The MAX11202 operates over the -40NC to +85NC tem-
perature range.
Features
S
24-Bit Full-Scale Resolution
20.5-Bit Noise-Free Resolution at 13.75sps
19-Bit Noise-Free Resolution at 120sps
S
720nV
RMS
Noise (MAX11202B)
S
3ppm INL
S
No Missing Codes
S
Ultra-Low Power Dissipation
Operating Mode Current Drain < 300µA (max)
Sleep Mode Current Drain < 0.1µA
S
2.7V to 3.6V Analog Supply Voltage Range
S
1.7V to 3.6V Digital and I/O Supply Voltage Range
S
Fully Differential Signal Inputs
S
Fully Differential Reference Inputs
S
Internal System Clock
2.4576MHz (MAX11202A)
2.2528MHz (MAX11202B)
S
External Clock
S
Serial 2-Wire Interface (Clock Input and Data Output)
S
On-Demand Offset and Gain Self-Calibration
S
-40°C to +85°C Operating Temperature Range
S
±2kV ESD Protection
S
Lead(Pb)-Free and RoHS-Compliant µMAX Package
Applications
Sensor Measurement (Temperature and
Pressure)
Portable Instrumentation
Battery Applications
Weigh Scales
Ordering Information
PART
MAX11202AEUB+
MAX11202BEUB+
PIN-PACKAGE
10
FMAX
10
FMAX
OUTPUT RATE
(sps)
120
13.75
Note:
All devices are specified over the -40NC to +85NC oper-
ating temperature range.
+Denotes
a lead(Pb)-free/RoHS-compliant package.
Selector Guide
RESOLUTION
(BITS)
24
20
18
16
4-WIRE SPI, 16-PIN QSOP,
PROGRAMMABLE GAIN
MAX11210
MAX11206
MAX11209
MAX11213
4-WIRE SPI,
16-PIN QSOP
MAX11200
MAX11207
MAX11211
MAX11203
2-WIRE SERIAL,
10-PIN µMAX
MAX11201 (with buffers)
MAX11202 (without buffers)
MAX11208
MAX11212
MAX11205
µMAX is a registered trademark of Maxim Integrated Products, Inc.
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.
19-5237; Rev 0; 4/10
MAX11202
24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
ABSOLUTE MAXIMUM RATINGS
Any Pin to GND ....................................................-0.3V to +3.9V
AVDD to GND.......................................................-0.3V to +3.9V
DVDD to GND ......................................................-0.3V to +3.9V
Analog Inputs (AINP, AINN, REFP, REFN)
to GND.............................................. -0.3V to (V
AVDD
+ 0.3V)
Digital Inputs and Digital Outputs
to GND.............................................. -0.3V to (V
DVDD
+ 0.3V)
ESD
HB
(AVDD, AINP, AINN, REFP, REFN, DVDD, CLK, SCLK,
RDY/DOUT,
GND) ............................................
Q2kV
(Note 1)
Continuous Power Dissipation (T
A
= +70NC)
10-Pin
FMAX
(derate 5.6mW/NC above +70NC) ..........444mW
Operating Temperature Range .......................... -40NC to +85NC
Junction Temperature .....................................................+150NC
Storage Temperature Range............................ -55NC to +150NC
Lead Temperature (soldering, 10s) ................................+300NC
Soldering Temperature (reflow) ......................................+260NC
Note 1:
Human Body Model to specification MIL-STD-883 Method 3015.7.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V
AVDD
= +3.6V, V
DVDD
= +1.8V, V
REFP
- V
REFN
= V
AVDD
; internal clock, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values
are at T
A
= +25NC under normal conditions, unless otherwise noted.)
PARAMETER
ADC PERFORMANCE
Noise-Free Resolution (Notes 2, 3)
Noise (Notes 2, 3)
Integral Nonlinearity
Zero Error
Zero Drift
Full-Scale Error
Full-Scale Error Drift
Power-Supply Rejection
ANALOG INPUTS/REFERENCE INPUTS
DC rejection
Common-Mode Rejection
Normal-Mode 50Hz Rejection
Normal-Mode 60Hz Rejection
Common-Mode Voltage Range
Low input voltage
Absolute Input Voltage
High input voltage
DC Input Leakage
AIN Dynamic Input Current
REF Dynamic Input Current
Sleep mode (Note 2)
CMR
NMR50
NMR60
50Hz/60Hz rejection, MAX11202A
50Hz/60Hz rejection, MAX11202B
MAX11202B (Note 6)
MAX11202B (Note 6)
90
90
144
65
73
GND
GND -
30mV
VAVDD
+ 30mV
Q1
5
7.5
80.5
87
VAVDD
dB
dB
V
V
FA
FA
FA
123
dB
AVDD DC rejection
DVDD DC rejection
70
90
After calibration, VREFP - VREFN = 2.5V
(Note 5)
-30
SYMBOL
NFR
VN
INL
VOFF
MAX11202A
MAX11202B
MAX11202A
MAX11202B
(Note 4)
After calibration, VREFP - VREFN = 2.5V
-10
-13
1
50
3
0.05
80
100
+30
CONDITIONS
MIN
TYP
19
20.5
2.1
0.72
+10
+13
MAX
UNITS
Bits
FV
RMS
ppmFSR
ppmFSR
nV/NC
ppmFSR
ppmFSR/
NC
dB
2
Maxim Integrated
MAX11202
24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
AVDD
= +3.6V, V
DVDD
= +1.8V, V
REFP
- V
REFN
= V
AVDD
; internal clock, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values
are at T
A
= +25NC under normal conditions, unless otherwise noted.)
PARAMETER
AIN Input Capacitance
REF Input Capacitance
AIN Voltage Range
REF Voltage Range
Input Sampling Rate
REF Sampling Rate
LOGIC INPUTS (SCLK, CLK)
Input Current
Input Low Voltage
Input High Voltage
Input Hysteresis
External Clock
LOGIC OUTPUT (RDY/DOUT)
Output Low Level
Output High Level
Floating State Leakage Current
Floating State Output
Capacitance
POWER REQUIREMENTS
Analog Supply Voltage
Digital Supply Voltage
Total Operating Current
DVDD Operating Current
AVDD Operating Current
AVDD Sleep Current
DVDD Sleep Current
2-WIRE SERIAL-INTERFACE TIMING CHARACTERISTICS
SCLK Frequency
SCLK Pulse Width Low
SCLK Pulse Width High
SCLK Rising Edge to Data Valid
Transition Time
fSCLK
t1
t2
t3
60/40 duty cycle, 5MHz clock
40/60 duty cycle, 5MHz clock
80
80
40
5
MHz
ns
ns
ns
AVDD
DVDD
AVDD + DVDD
2.7
1.7
230
45
185
0.4
0.35
3.6
3.6
300
60
245
2
2
V
V
FA
FA
FA
FA
FA
VIL
VIH
VHYS
MAX11202A
MAX11202B
VOL
VOH
IOL = 1mA; also tested for VDVDD = 3.6V
IOH = 1mA; also tested for VDVDD = 3.6V
Output leakage current
0.9 x
VDVDD
Q10
9
0.7 x
VDVDD
200
2.4576
2.2528
0.4
Input leakage current
Q1
0.3 x
VDVDD
FA
V
V
mV
MHz
fS
MAX11202A
MAX11202B
MAX11202A
MAX11202B
246
225
246
225
AINP - AINN
-VREF
SYMBOL
CONDITIONS
MIN
TYP
10
15
+VREF
VAVDD
MAX
UNITS
pF
pF
V
V
kHz
kHz
V
V
FA
pF
Maxim Integrated
3
MAX11202
24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
AVDD
= +3.6V, V
DVDD
= +1.8V, V
REFP
- V
REFN
= V
AVDD
; internal clock, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values
are at T
A
= +25NC under normal conditions, unless otherwise noted.)
PARAMETER
SCLK Rising Edge Data Hold
Time
RDY/DOUT
Fall to SCLK Rising
Edge
Next Data Update Time;
No Read Allowed
Data Conversion Time
Data Ready Time After Calibration
Starts (CAL + CNV)
SCLK High After
RDY/DOUT
Goes Low to Activate Sleep Mode
Time from
RDY/DOUT
Low to
SCLK High for Sleep-Mode
Activation
Data Ready Time After Wake-Up
from Sleep Mode
Data Ready Time After Calibration
from Sleep Mode Wake-Up (CAL
+ CNV)
Note
Note
Note
Note
Note
2:
3:
4:
5:
6:
SYMBOL
t4
t5
t6
t7
t8
t9
t10
t11
t12
MAX11202A
MAX11202B
MAX11202A
MAX11202B
MAX11202A
MAX11202B
MAX11202A
MAX11202B
MAX11202A
MAX11202B
MAX11202A
MAX11202B
MAX11202A
MAX11202B
0
0
0
0
8.6
73
208.4
256.2
CONDITIONS
Allows for positive edge data read
MIN
3
0
155
169
8.6
73
208.3
256.1
8.6
73
8.6
73
TYP
MAX
UNITS
ns
ns
Fs
ms
ms
ms
ms
ms
ms
These specifications are not fully tested and are guaranteed by design and/or characterization.
V
AINP
= V
AINN
.
ppmFSR is parts per million of full-scale range.
Positive full-scale error includes zero-scale errors.
The MAX11202A has no normal-mode rejection at 50Hz or 60Hz.
在21世纪人类和计算机争夺工作岗位的战斗中,计算机正在走向胜利,人类转败为胜的机会并不大。随着技术进步,那些原本人们觉得不太容易自动化的工作,失守的可能性也增大了,以下为原文内容: 麦肯锡全球研究所(McKinsey Global Institute)在2017年1月的一份报告中估计,目前人类的工作职责中有一半可能在2055年实现自动化,最早2035年,最迟2075年。 最重要的一点就是...[详细]